Cover Image

Toward Reproducible and Standardized Computer Architecture Simulation with gem5

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Pai, Kunal, Patel, Harshil, Le, Erin, Krim, Noah, Samani, Mahyar, Bruce, Bobby R., Lowe-Power, Jason
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Portable Targeted Sampling Framework Using LLVM
by: Qiu, Zhantong, et al.
Published: (2025)

Potential and Limitation of High-Frequency Cores and Caches
by: Pai, Kunal, et al.
Published: (2024)

CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST
by: Goswami, Kaustav, et al.
Published: (2026)

Understanding Simulated Architecture via gem5 Call-Stack Profiling
by: Söderström, Johan, et al.
Published: (2026)

Pickle Prefetcher: Programmable and Scalable Last-Level Cache Prefetcher
by: Nguyen, Hoa, et al.
Published: (2025)

Choreographer: A Full-System Framework for Fine-Grained Tasks in Cache Hierarchies
by: Nguyen, Hoa, et al.
Published: (2025)

gem5 Co-Pilot: AI Assistant Agent for Architectural Design Space Exploration
by: Fu, Zuoming, et al.
Published: (2025)

Adding MFMA Support to gem5
by: Kurzynski, Marco, et al.
Published: (2025)

Advancing Cloud Computing Capabilities on gem5 by Implementing the RISC-V Hypervisor Extension
by: Fragkoulis, George-Marios, et al.
Published: (2024)

parti-gem5: gem5's Timing Mode Parallelised
by: Cubero-Cascante, José, et al.
Published: (2023)

HammerSim: A System-Level Tool to Model RowHammer
by: Goswami, Kaustav, et al.
Published: (2026)

CHAOS: Controlled Hardware fAult injectOr System for gem5
by: Vinciguerra, Elio, et al.
Published: (2026)

Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System
by: Söderström, Johan, et al.
Published: (2025)

Energy-Oriented Computing Architecture Simulator for SNN Training
by: Ma, Yunhao, et al.
Published: (2025)

TDRAM: Tag-enhanced DRAM for Efficient Caching
by: Babaie, Maryam, et al.
Published: (2024)

Space-Control: Process-Level Isolation for Sharing CXL-based Disaggregated Memory
by: Goswami, Kaustav, et al.
Published: (2026)

WebRISC-V: A 64-bit RISC-V Pipeline Simulator for Computer Architecture Classes
by: Giorgi, Roberto, et al.
Published: (2025)

Reconfigurable Stream Network Architecture
by: Wang, Chengyue, et al.
Published: (2024)

Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism
by: Emami, Mahyar, et al.
Published: (2023)

Accelerating Computer Architecture Simulation through Machine Learning
by: Ali, Wajid, et al.
Published: (2024)

A Scalable FPGA Architecture for Quantum Computing Simulation
by: Belfore II, Lee A.
Published: (2024)

In-Memory Computing Architecture for Efficient Hardware Security
by: Ajmi, Hala, et al.
Published: (2024)

Stream-HLS: Towards Automatic Dataflow Acceleration
by: Basalama, Suhail, et al.
Published: (2025)

Evolution, Challenges, and Optimization in Computer Architecture: The Role of Reconfigurable Systems
by: Ederhion, Jefferson, et al.
Published: (2024)

The Z1: Architecture and Algorithms of Konrad Zuse's First Computer
by: Rojas, Raul
Published: (2014)

A System Architecture for Low Latency Multiprogramming Quantum Computing
by: Zhao, Yilun, et al.
Published: (2026)

LASANA: Large-Scale Surrogate Modeling for Analog Neuromorphic Architecture Exploration
by: Ho, Jason, et al.
Published: (2025)

Towards Generalized On-Chip Communication for Programmable Accelerators in Heterogeneous Architectures
by: Zuckerman, Joseph, et al.
Published: (2024)

The BRAM is the Limit: Shattering Myths, Shaping Standards, and Building Scalable PIM Accelerators
by: Kabir, MD Arafat, et al.
Published: (2024)

LIMCA: LLM for Automating Analog In-Memory Computing Architecture Design Exploration
by: Vungarala, Deepak, et al.
Published: (2025)

Survey on Characterizing and Understanding GNNs from a Computer Architecture Perspective
by: Wu, Meng, et al.
Published: (2024)

Architecture, Simulation and Software Stack to Support Post-CMOS Accelerators: The ARCHYTAS Project
by: Agosta, Giovanni, et al.
Published: (2025)

Towards Error Correction for Computing in Racetrack Memory
by: Brazzle, Preston, et al.
Published: (2024)

Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes
by: Caon, Michele, et al.
Published: (2024)

FusionCIM: Accelerating LLM Inference with Fusion-Driven Computing-in-Memory Architecture
by: Xuan, Zihao, et al.
Published: (2026)

Parallax: A Compiler for Neutral Atom Quantum Computers under Hardware Constraints
by: Ludmir, Jason, et al.
Published: (2024)

Towards the Certification of Hybrid Architectures: Analysing Interference on Hardware Accelerators through PML
by: Lesage, Benjamin, et al.
Published: (2024)

Towards Forever Access for Implanted Brain-Computer Interfaces
by: Ugur, Muhammed, et al.
Published: (2024)

Towards Efficient SRAM-PIM Architecture Design by Exploiting Unstructured Bit-Level Sparsity
by: Duan, Cenlin, et al.
Published: (2024)

FirePower: Towards a Foundation with Generalizable Knowledge for Architecture-Level Power Modeling
by: Zhang, Qijun, et al.
Published: (2024)