Cover Image

Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor

Fuente: arXiv

Saved in:

Bibliographic Details
Main Author:	Darvishi, Mostafa
Format:	Preprint
Published:	2025
Subjects:	Signal Processing Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Practical Timing Closure in FPGA and ASIC Designs: Methods, Challenges, and Case Studies
by: Darvishi, Mostafa
Published: (2025)

Timing Fragility Aware Selective Hardening of RISCV Soft Processors on SRAM Based FPGAs
by: Darvishi, Mostafa
Published: (2026)

Bio-RV: Low-Power Resource-Efficient RISC-V Processor for Biomedical Applications
by: Sharma, Vijay Pratap, et al.
Published: (2026)

A Hybrid Residue Floating Numerical Architecture for High Precision Arithmetic on FPGAs
by: Darvishi, Mostafa
Published: (2025)

From RISC-V Cores to Neuromorphic Arrays: A Tutorial on Building Scalable Digital Neuromorphic Processors
by: Yousefzadeh, Amirreza
Published: (2025)

A 0.32 mm$^2$ 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
by: Elmiger, Jonas, et al.
Published: (2025)

A 14ns-Latency 9Gb/s 0.44mm$^2$ 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
by: Nonaca, Darja, et al.
Published: (2025)

A 1.2 mm$^2$ 416 mW 1.44 Mmat/s 64$\times$16 Matrix Preprocessing ASIC for Massive MIMO in 22FDX
by: Nonaca, Darja, et al.
Published: (2024)

Ellora: Exploring Low-Power OFDM-based Radar Processors using Approximate Computing
by: Bhattacharjya, Rajat, et al.
Published: (2023)

SparseDPD: A Sparse Neural Network-based Digital Predistortion FPGA Accelerator for RF Power Amplifier Linearization
by: Versluis, Manno, et al.
Published: (2025)

A Hybrid Residue Floating Numerical Architecture with Formal Error Bounds for High Throughput FPGA Computation
by: Darvishi, Mostafa
Published: (2026)

ListenToJESD204B: A Lightweight Open-Source JESD204B IP Core for FPGA-Based Ultrasound Acquisition systems
by: Bhattacharjee, Soumyo, et al.
Published: (2025)

FERIVer: An FPGA-assisted Emulated Framework for RTL Verification of RISC-V Processors
by: Qin, Kun, et al.
Published: (2025)

Designing Spatial Architectures for Sparse Attention: STAR Accelerator via Cross-Stage Tiling
by: Wang, Huizheng, et al.
Published: (2025)

Hardware Implementation of Soft Mapper/Demappers in Iterative EP-based Receivers
by: Schilling, Ian Fischer, et al.
Published: (2024)

PADE: A Predictor-Free Sparse Attention Accelerator via Unified Execution and Stage Fusion
by: Wang, Huizheng, et al.
Published: (2025)

Channel-Coherence-Adaptive Two-Stage Fully Digital Combining for mmWave MIMO Systems
by: Khorsandmanesh, Yasaman, et al.
Published: (2025)

Leveraging Error Resilience of Iterative Algorithms for Energy Efficiency: from Concept to Implementation
by: Gillani, G. A., et al.
Published: (2025)

Design, Implementation and Evaluation of the SVNAPOT Extension on a RISC-V Processor
by: Papadopoulos, Nikolaos-Charalampos, et al.
Published: (2024)

CNN-Based Equalization for Communications: Achieving Gigabit Throughput with a Flexible FPGA Hardware Architecture
by: Ney, Jonas, et al.
Published: (2024)

AxOMaP: Designing FPGA-based Approximate Arithmetic Operators using Mathematical Programming
by: Sahoo, Siva Satyendra, et al.
Published: (2023)

Hypervisor Extension for a RISC-V Processor
by: Gauchola, Jaume, et al.
Published: (2024)

Single-Event Upset Analysis of a Systolic Array based Deep Neural Network Accelerator
by: Jonckers, Naïn, et al.
Published: (2024)

Slimmed optical neural networks with multiplexed neuron sets and a corresponding backpropagation training algorithm
by: Liu, Yi-Feng, et al.
Published: (2023)

12-bit Delta-Sigma ADC operating at a temperature of up to 250C in Standard 0.18 $μ$m SOI CMOS
by: Sbrana, Christian, et al.
Published: (2024)

Hardware Implementation of Projection-Aggregation Decoders for Reed-Muller Codes
by: Hashemipour-Nazari, Marzieh, et al.
Published: (2024)

Beamspace Equalization for mmWave Massive MIMO: Algorithms and VLSI Implementations
by: Mirfarshbafan, Seyed Hadi, et al.
Published: (2025)

In-Memory Computing Enabled Deep MIMO Detection to Support Ultra-Low-Latency Communications
by: Ding, Tingyu, et al.
Published: (2025)

Compute SNR-Optimal Analog-to-Digital Converters for Analog In-Memory Computing
by: Kavishwar, Mihir, et al.
Published: (2025)

Fixed-Throughput GRAND with FIFO Scheduling
by: Christen, Filippo, et al.
Published: (2025)

Automated SAR ADC Sizing Using Analytical Equations
by: Li, Zhongyi, et al.
Published: (2025)

Demonstrator Testbed for Effective Precoding in MEO Multibeam Satellites
by: González-Rios, Jorge L., et al.
Published: (2025)

Low-power, Energy-efficient, Cardiologist-level Atrial Fibrillation Detection for Wearable Devices
by: Loroch, Dominik, et al.
Published: (2025)

A Spatial Array for Spectrally Agile Wireless Processing
by: Rasteh, Ali, et al.
Published: (2025)

A Digital SRAM-Based Compute-In-Memory Macro for Weight-Stationary Dynamic Matrix Multiplication in Transformer Attention Score Computation
by: Yu, Jianyi, et al.
Published: (2025)

Variable Point: A Number Format for Area- and Energy-Efficient Multiplication of High-Dynamic-Range Numbers
by: Mirfarshbafan, Seyed Hadi, et al.
Published: (2025)

Low-latency D-MIMO Localization using Distributed Scalable Message-Passing Algorithm
by: Iancu, Dumitra, et al.
Published: (2025)

A Quantitative Evaluation of Approximate Softmax Functions for Deep Neural Networks
by: Leiva-Valverde, Anthony, et al.
Published: (2025)

Low Complexity Deep Learning Augmented Wireless Channel Estimation for Pilot-Based OFDM on Zynq System on Chip
by: Sharma, Animesh, et al.
Published: (2024)

RRAM-Based Bio-Inspired Circuits for Mobile Epileptic Correlation Extraction and Seizure Prediction
by: Wang, Hao, et al.
Published: (2024)