Image de couverture de livre

AIE4ML: An End-to-End Framework for Compiling Neural Networks for the Next Generation of AMD AI Engines

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Danopoulos, Dimitrios, Lupi, Enrico, Sun, Chang, Dittmeier, Sebastian, Kagan, Michael, Loncar, Vladimir, Pierini, Maurizio
Format:	Preprint
Publié:	2025
Sujets:	Machine Learning Hardware Architecture High Energy Physics - Experiment
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Taming the Exponential: A Fast Softmax Surrogate for Integer-Native Edge Inference
par: Danopoulos, Dimitrios, et autres
Publié: (2026)

Accelerating CRONet on AMD Versal AIE-ML Engines
par: Mhatre, Kaustubh, et autres
Publié: (2026)

GAMA: High-Performance GEMM Acceleration on AMD Versal ML-Optimized AI Engines
par: Mhatre, Kaustubh, et autres
Publié: (2025)

PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators
par: Sun, Xiaotian, et autres
Publié: (2024)

PowerFlow-DNN: Compiler-Directed Fine-Grained Power Orchestration for End-to-End Edge AI Inference
par: Chen, Paul, et autres
Publié: (2026)

MARVEL: An End-to-End Framework for Generating Model-Class Aware Custom RISC-V Extensions for Lightweight AI
par: M, Ajay Kumar, et autres
Publié: (2025)

elasticAI.explorer: Towards a Unified End-to-End Framework for Hardware-Aware Neural Architecture Search
par: Maman, Natalie, et autres
Publié: (2026)

Design Rules for Extreme-Edge Scientific Computing on AI Engines
par: Ma, Zhenghua, et autres
Publié: (2026)

PQuantML: A Tool for End-to-End Hardware-aware Model Compression
par: Niemi, Roope, et autres
Publié: (2026)

MiCo: End-to-End Mixed Precision Neural Network Co-Exploration Framework for Edge AI
par: Jiang, Zijun, et autres
Publié: (2025)

TransAxx: Efficient Transformers with Approximate Computing
par: Danopoulos, Dimitrios, et autres
Publié: (2024)

CIMR-V: An End-to-End SRAM-based CIM Accelerator with RISC-V for AI Edge Device
par: and, Yan-Cheng Guo, et autres
Publié: (2025)

FPGA Resource-aware Structured Pruning for Real-Time Neural Networks
par: Ramhorst, Benjamin, et autres
Publié: (2023)

Unlocking the AMD Neural Processing Unit for ML Training on the Client Using Bare-Metal-Programming Tools
par: Rösti, André, et autres
Publié: (2025)

Voyager: An End-to-End Framework for Design-Space Exploration and Generation of DNN Accelerators
par: Prabhu, Kartik, et autres
Publié: (2025)

Mamba-X: An End-to-End Vision Mamba Accelerator for Edge Computing Devices
par: Yoon, Dongho, et autres
Publié: (2025)

MemIntelli: A Generic End-to-End Simulation Framework for Memristive Intelligent Computing
par: Zhou, Houji, et autres
Publié: (2025)

Efficient yet Accurate End-to-End SC Accelerator Design
par: Li, Meng, et autres
Publié: (2024)

FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification
par: Wan, Gwok-Waa, et autres
Publié: (2025)

Cool-3D: An End-to-End Thermal-Aware Framework for Early-Phase Design Space Exploration of Microfluidic-Cooled 3DICs
par: Wang, Runxi, et autres
Publié: (2025)

Benchmarking End-To-End Performance of AI-Based Chip Placement Algorithms
par: Wang, Zhihai, et autres
Publié: (2024)

AutoGNN: End-to-End Hardware-Driven Graph Preprocessing for Enhanced GNN Performance
par: Kang, Seungkwan, et autres
Publié: (2026)

Towards an End-To-End System for Real-Time Gesture Recognition from Surface Vibrations
par: Hettstedt, Florian, et autres
Publié: (2026)

MCMComm: Hardware-Software Co-Optimization for End-to-End Communication in Multi-Chip-Modules
par: Raj, Ritik, et autres
Publié: (2025)

SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design
par: Alvanaki, Elisavet Lydia, et autres
Publié: (2025)

FASE: FPGA-Assisted Syscall Emulation for Rapid End-to-End Processor Performance Validation
par: Meng, Chengzhen, et autres
Publié: (2025)

Towards Employing FPGA and ASIP Acceleration to Enable Onboard AI/ML in Space Applications
par: Leon, Vasileios, et autres
Publié: (2025)

HSCO-Bench: An Agent-Driven End-to-End Hardware-Software Co-design Benchmark for Systems-on-Chip
par: Tsai, Pei-Huan, et autres
Publié: (2026)

System-Level Design Space Exploration for High-Level Synthesis under End-to-End Latency Constraints
par: Liao, Yuchao, et autres
Publié: (2024)

T-MAN: Enabling End-to-End Low-Bit LLM Inference on NPUs via Unified Table Lookup
par: Wei, Jianyu, et autres
Publié: (2025)

EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques
par: Canpolat, Oğuzhan, et autres
Publié: (2025)

From PyTorch to Calyx: An Open-Source Compiler Toolchain for ML Accelerators
par: Xie, Jiahan, et autres
Publié: (2025)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
par: Scheffler, Paul, et autres
Publié: (2024)

PiC-BNN: A 128-kbit 65 nm Processing-in-CAM-Based End-to-End Binary Neural Network Accelerator
par: Harary, Yuval, et autres
Publié: (2026)

HyperCroc: End-to-End Open-Source RISC-V MCU with a Plug-In Interface for Domain-Specific Accelerators
par: Sauter, Philippe, et autres
Publié: (2026)

Who Checks the Checker? Enhancing Component-level Architectural SEU Fault Tolerance for End-to-End SoC Protection
par: Rogenmoser, Michael, et autres
Publié: (2026)

Multi-Objective Hardware-Mapping Co-Optimisation for Multi-DNN Workloads on Chiplet-based Accelerators
par: Das, Abhijit, et autres
Publié: (2022)

PD-Swap: Prefill-Decode Logic Swapping for End-to-End LLM Inference on Edge FPGAs via Dynamic Partial Reconfiguration
par: Zhang, Yifan, et autres
Publié: (2025)

AMD Versal Implementations of FAM and SSCA Estimators
par: Li, Carol Jingyi, et autres
Publié: (2025)

Hardware-Aware Neural Network Compilation with Learned Optimization: A RISC-V Accelerator Approach
par: Ganti, Ravindra, et autres
Publié: (2025)