LLM-based Behaviour Driven Development for Hardware Design
Fuente:
arXiv
Saved in:
| Main Authors: | Drechsler, Rolf, Liu, Qian |
|---|---|
| Format: | Preprint |
| Published: |
2025
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
Integrating SystemC-AMS Power Modeling with a RISC-V ISS for Virtual Prototyping of Battery-operated Embedded Devices
by: Hamdi, Mohamed Amine, et al.
Published: (2024)
by: Hamdi, Mohamed Amine, et al.
Published: (2024)
Approximate Logic Synthesis Using BLASYS
by: Ma, Jingxiao, et al.
Published: (2025)
by: Ma, Jingxiao, et al.
Published: (2025)
Synthesis-in-the-Loop Evaluation of LLMs for RTL Generation: Quality, Reliability, and Failure Modes
by: Fu, Weimin, et al.
Published: (2026)
by: Fu, Weimin, et al.
Published: (2026)
Docker-based CI/CD for Rocq/OCaml projects
by: Martin-Dorel, Érik
Published: (2025)
by: Martin-Dorel, Érik
Published: (2025)
Memory Access Vectors: Improving Sampling Fidelity for CPU Performance Simulations
by: Caculo, Sriyash, et al.
Published: (2025)
by: Caculo, Sriyash, et al.
Published: (2025)
EStacker: Explaining Battery-Less IoT System Performance with Energy Stacks
by: Liedtke, Lukas, et al.
Published: (2025)
by: Liedtke, Lukas, et al.
Published: (2025)
SpChar: Characterizing the Sparse Puzzle via Decision Trees
by: Sgherzi, Francesco, et al.
Published: (2023)
by: Sgherzi, Francesco, et al.
Published: (2023)
Veryl: A New Hardware Description Language as an Altarnative to SystemVerilog
by: Hatta, Naoya, et al.
Published: (2024)
by: Hatta, Naoya, et al.
Published: (2024)
Bottom-Up Generation of Verilog Designs for Testing EDA Tools
by: Vieira, João Victor Amorim, et al.
Published: (2025)
by: Vieira, João Victor Amorim, et al.
Published: (2025)
Design and implementation of a synchronous Hardware Performance Monitor for a RISC-V space-oriented processor
by: Arribas, Miguel Jiménez, et al.
Published: (2024)
by: Arribas, Miguel Jiménez, et al.
Published: (2024)
CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms
by: Waqar, Faaiq, et al.
Published: (2025)
by: Waqar, Faaiq, et al.
Published: (2025)
ArchAgent: Agentic AI-driven Computer Architecture Discovery
by: Gupta, Raghav, et al.
Published: (2026)
by: Gupta, Raghav, et al.
Published: (2026)
Towards LLM-based Generation of Human-Readable Proofs in Polynomial Formal Verification
by: Drechsler, Rolf
Published: (2025)
by: Drechsler, Rolf
Published: (2025)
Weak Memory Demands Model-based Compiler Testing
by: Geeson, Luke
Published: (2024)
by: Geeson, Luke
Published: (2024)
An OpenSource CI/CD Pipeline for Variant-Rich Software-Defined Vehicles
by: Weiß, Matthias, et al.
Published: (2025)
by: Weiß, Matthias, et al.
Published: (2025)
RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
by: Andreasyan, Nick, et al.
Published: (2026)
by: Andreasyan, Nick, et al.
Published: (2026)
An Improved Template for Approximate Computing
by: Rezaalipour, Morteza, et al.
Published: (2025)
by: Rezaalipour, Morteza, et al.
Published: (2025)
Compiler Testing With Relaxed Memory Models
by: Geeson, Luke, et al.
Published: (2023)
by: Geeson, Luke, et al.
Published: (2023)
SPEC CPU: The Next Generation
by: Madhav, Mahesh, et al.
Published: (2026)
by: Madhav, Mahesh, et al.
Published: (2026)
Wattchmen: Watching the Wattchers -- High Fidelity, Flexible GPU Energy Modeling
by: Tran, Brandon, et al.
Published: (2026)
by: Tran, Brandon, et al.
Published: (2026)
SDVDiag: A Modular Platform for the Diagnosis of Connected Vehicle Functions
by: Weiß, Matthias, et al.
Published: (2025)
by: Weiß, Matthias, et al.
Published: (2025)
LUT Tensor Core: A Software-Hardware Co-Design for LUT-Based Low-Bit LLM Inference
by: Mo, Zhiwen, et al.
Published: (2024)
by: Mo, Zhiwen, et al.
Published: (2024)
EMRGF: A Practitioner Framework for Governance-Driven Enterprise Technology Modernization
by: Punihani, Harveen
Published: (2026)
by: Punihani, Harveen
Published: (2026)
FastLEC: Parallel Datapath Equivalence Checking with Hybrid Engines
by: Zhang, Xindi, et al.
Published: (2025)
by: Zhang, Xindi, et al.
Published: (2025)
Rethinking LLM-Based RTL Code Optimization Via Timing Logic Metamorphosis
by: Xu, Zhihao, et al.
Published: (2025)
by: Xu, Zhihao, et al.
Published: (2025)
AI Observability for Developer Productivity Tools: Bridging Cost Awareness and Code Quality
by: Bhati, Happy, et al.
Published: (2026)
by: Bhati, Happy, et al.
Published: (2026)
SR-NCL: an Area-/Energy-Efficient Resilient NCL Architecture Based on Selective Redundancy
by: Ziad, Hasnain A., et al.
Published: (2025)
by: Ziad, Hasnain A., et al.
Published: (2025)
AES-RV: Hardware-Efficient RISC-V Accelerator with Low-Latency AES Instruction Extension for IoT Security
by: Nguyen, Van Tinh, et al.
Published: (2025)
by: Nguyen, Van Tinh, et al.
Published: (2025)
ChipCraftBrain: Validation-First RTL Generation via Multi-Agent Orchestration
by: Eryilmaz, Cagri
Published: (2026)
by: Eryilmaz, Cagri
Published: (2026)
da4ml: Distributed Arithmetic for Real-time Neural Networks on FPGAs
by: Sun, Chang, et al.
Published: (2025)
by: Sun, Chang, et al.
Published: (2025)
Comparing Human and LLM Generated Code: The Jury is Still Out!
by: Licorish, Sherlock A., et al.
Published: (2025)
by: Licorish, Sherlock A., et al.
Published: (2025)
Application-Driven Exascale: The JUPITER Benchmark Suite
by: Herten, Andreas, et al.
Published: (2024)
by: Herten, Andreas, et al.
Published: (2024)
Empirical Investigation of the Relationship Between Design Smells and Role Stereotypes
by: Ogenrwot, Daniel, et al.
Published: (2024)
by: Ogenrwot, Daniel, et al.
Published: (2024)
Dependence-Driven, Scalable Quantum Circuit Mapping with Affine Abstractions
by: Benbetka, Marouane, et al.
Published: (2025)
by: Benbetka, Marouane, et al.
Published: (2025)
A Practical Approach to Formal Methods: An Eclipse Integrated Development Environment (IDE) for Security Protocols
by: Garcia, Rémi, et al.
Published: (2024)
by: Garcia, Rémi, et al.
Published: (2024)
Resilient Microservices: A Systematic Review of Recovery Patterns, Strategies, and Evaluation Frameworks
by: Mohammad, Muzeeb
Published: (2025)
by: Mohammad, Muzeeb
Published: (2025)
RSMM: A Framework to Assess Maturity of Research Software Project
by: Deekshitha, et al.
Published: (2024)
by: Deekshitha, et al.
Published: (2024)
NOVA: NoC-based Vector Unit for Mapping Attention Layers on a CNN Accelerator
by: Upadhyay, Mohit, et al.
Published: (2024)
by: Upadhyay, Mohit, et al.
Published: (2024)
ALL-MASK: A Reconfigurable Logic Locking Method for Multicore Architecture with Sequential-Instruction-Oriented Key
by: Wang, Jianfeng, et al.
Published: (2022)
by: Wang, Jianfeng, et al.
Published: (2022)
The Productivity-Reliability Paradox: Specification-Driven Governance for AI-Augmented Software Development
by: Farrag, Sabry E.
Published: (2026)
by: Farrag, Sabry E.
Published: (2026)
Similar Items
-
Integrating SystemC-AMS Power Modeling with a RISC-V ISS for Virtual Prototyping of Battery-operated Embedded Devices
by: Hamdi, Mohamed Amine, et al.
Published: (2024) -
Approximate Logic Synthesis Using BLASYS
by: Ma, Jingxiao, et al.
Published: (2025) -
Synthesis-in-the-Loop Evaluation of LLMs for RTL Generation: Quality, Reliability, and Failure Modes
by: Fu, Weimin, et al.
Published: (2026) -
Docker-based CI/CD for Rocq/OCaml projects
by: Martin-Dorel, Érik
Published: (2025) -
Memory Access Vectors: Improving Sampling Fidelity for CPU Performance Simulations
by: Caculo, Sriyash, et al.
Published: (2025)