Copertina

A 14ns-Latency 9Gb/s 0.44mm$^2$ 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Nonaca, Darja, Guichemerre, Jérémy, Wiesmayr, Reinhard, Tunali, Nihat Engin, Studer, Christoph
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture Signal Processing
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

A 1.2 mm$^2$ 416 mW 1.44 Mmat/s 64$\times$16 Matrix Preprocessing ASIC for Massive MIMO in 22FDX
di: Nonaca, Darja, et al.
Pubblicazione: (2024)

Optimizing Puncturing Patterns of 5G NR LDPC Codes for Few-Iteration Decoding
di: Wiesmayr, Reinhard, et al.
Pubblicazione: (2024)

A 46 Gbps 12 pJ/b Sparsity-Adaptive Beamspace Equalizer for mmWave Massive MIMO in 22FDX
di: Mirfarshbafan, Seyed Hadi, et al.
Pubblicazione: (2024)

Fixed-Throughput GRAND with FIFO Scheduling
di: Christen, Filippo, et al.
Pubblicazione: (2025)

A 0.32 mm$^2$ 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
di: Elmiger, Jonas, et al.
Pubblicazione: (2025)

Spectral Impact of Mismatches in Interleaved ADCs
di: Guichemerre, Jérémy, et al.
Pubblicazione: (2026)

A Jammer-Resilient 2.87 mm$^2$ 1.28 MS/s 310 mW Multi-Antenna Synchronization ASIC in 65 nm
di: Arquint, Flurin, et al.
Pubblicazione: (2025)

A Jammer-Mitigating 267 Mb/s 3.78 mm$^2$ 583 mW 32$\times$8 Multi-User MIMO Receiver in 22FDX
di: Bucheli, Florian, et al.
Pubblicazione: (2024)

A 95.5Gb/s 29.6ns worst-case latency ORBGRAND decoder for 6G xURLLC
di: Condo, Carlo
Pubblicazione: (2024)

StruM: Structured Mixed Precision for Efficient Deep Learning Hardware Codesign
di: Wu, Michael, et al.
Pubblicazione: (2025)

A 0.96pJ/SOP, 30.23K-neuron/mm^2 Heterogeneous Neuromorphic Chip With Fullerene-like Interconnection Topology for Edge-AI Computing
di: Zhou, P. J., et al.
Pubblicazione: (2024)

Mapping Fusion: Improving FPGA Technology Mapping with ASIC Mapper
di: Yu, Cunxi
Pubblicazione: (2025)

Beamspace Equalization for mmWave Massive MIMO: Algorithms and VLSI Implementations
di: Mirfarshbafan, Seyed Hadi, et al.
Pubblicazione: (2025)

Flag Proxy Networks: Tackling the Architectural, Scheduling, and Decoding Obstacles of Quantum LDPC codes
di: Vittal, Suhas, et al.
Pubblicazione: (2024)

AiEDA: Agentic AI Design Framework for Digital ASIC System Design
di: Patra, Aditya, et al.
Pubblicazione: (2024)

Leveraging ASIC AI Chips for Homomorphic Encryption
di: Tong, Jianming, et al.
Pubblicazione: (2025)

A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
di: Liu, Junyi, et al.
Pubblicazione: (2026)

Practical Timing Closure in FPGA and ASIC Designs: Methods, Challenges, and Case Studies
di: Darvishi, Mostafa
Pubblicazione: (2025)

An ASIC Emulated Oscillator Ising/Potts Machine Solving Combinatorial Optimization Problems
di: Gonul, Yilmaz Ege, et al.
Pubblicazione: (2026)

ASIC-based Compression Accelerators for Storage Systems: Design, Placement, and Profiling Insights
di: Lu, Tao, et al.
Pubblicazione: (2025)

A Generalized Adjusted Min-Sum Decoder for 5G LDPC Codes: Algorithm and Implementation
di: Ren, Yuqing, et al.
Pubblicazione: (2023)

FlooNoC: A 645 Gbps/link 0.15 pJ/B/hop Open-Source NoC with Wide Physical Links and End-to-End AXI4 Parallel Multi-Stream Support
di: Fischer, Tim, et al.
Pubblicazione: (2024)

Digital ASIC Design with Ongoing LLMs: Strategies and Prospects
di: Xiang, Maoyang, et al.
Pubblicazione: (2024)

Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
di: Armato, Antonino, et al.
Pubblicazione: (2026)

From LLM to Silicon: RL-Driven ASIC Architecture Exploration for On-Device AI Inference
di: Ganti, Ravindra, et al.
Pubblicazione: (2026)

From English to ASIC: Hardware Implementation with Large Language Model
di: Goh, Emil, et al.
Pubblicazione: (2024)

Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
di: Darvishi, Mostafa
Pubblicazione: (2025)

MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning
di: Liu, Mingju, et al.
Pubblicazione: (2024)

CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
di: Leone, Lorenzo, et al.
Pubblicazione: (2026)

Non-Binary LDPC Arithmetic Error Correction For Processing-in-Memory
di: Shi, Daijing, et al.
Pubblicazione: (2025)

ASIC-Agent: An Autonomous Multi-Agent System for ASIC Design with Benchmark Evaluation
di: Allam, Ahmed, et al.
Pubblicazione: (2025)

A 0.5V, 6.2$μ$W, 0.059mm$^{2}$ Sinusoidal Current Generator IC with 0.088% THD for Bio-Impedance Sensing
di: Kim, Kwantae, et al.
Pubblicazione: (2024)

Trimma: Trimming Metadata Storage and Latency for Hybrid Memory Systems
di: Li, Yiwei, et al.
Pubblicazione: (2024)

A System Architecture for Low Latency Multiprogramming Quantum Computing
di: Zhao, Yilun, et al.
Pubblicazione: (2026)

A 55-nm SRAM Chip Scanning Errors Every 125 ns for Event-Wise Soft Error Measurement
di: Gomi, Yuibi, et al.
Pubblicazione: (2025)

BARD: Reducing Write Latency of DDR5 Memory by Exploiting Bank-Parallelism
di: Vittal, Suhas, et al.
Pubblicazione: (2025)

ADOR: A Design Exploration Framework for LLM Serving with Enhanced Latency and Throughput
di: Kim, Junsoo, et al.
Pubblicazione: (2025)

Non-Monotonic Latency in Apple MPS Decoding: KV Cache Interactions and Execution Regimes
di: Hendria, Willy Fitra
Pubblicazione: (2026)

CoroAMU: Unleashing Memory-Driven Coroutines through Latency-Aware Decoupled Operations
di: Jiang, Zhuolun, et al.
Pubblicazione: (2025)

LPU: A Latency-Optimized and Highly Scalable Processor for Large Language Model Inference
di: Moon, Seungjae, et al.
Pubblicazione: (2024)