BARD: Reducing Write Latency of DDR5 Memory by Exploiting Bank-Parallelism

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Vittal, Suhas, Qureshi, Moinuddin
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Internet

https://arxiv.org/abs/2512.18300