Imagen de Portada

Power Side-Channel Analysis of the CVA6 RISC-V Core at the RTL Level Using VeriSide

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Farnaghinejad, Behnam, Porsia, Antonio, Ruospo, Annachiara, Savino, Alessandro, Di Carlo, Stefano, Sanchez, Ernesto
Formato:	Preprint
Publicado:	2025
Materias:	Cryptography and Security Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

PermuteV: A Performant Side-channel-Resistant RISC-V Core Securing Edge AI Inference
por: Narkthong, Nuntipat, et al.
Publicado: (2025)

RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
por: Pinto, Sandro, et al.
Publicado: (2024)

CVA6-CFI: A First Glance at RISC-V Control-Flow Integrity Extensions
por: Manoni, Simone, et al.
Publicado: (2026)

DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
por: Hassan, Muhammad, et al.
Publicado: (2025)

Exploiting Inaccurate Branch History in Side-Channel Attacks
por: Zhu, Yuhui, et al.
Publicado: (2025)

PoSyn: Secure Power Side-Channel Aware Synthesis
por: Srivastava, Amisha, et al.
Publicado: (2025)

ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
por: Narkthong, Nuntipat, et al.
Publicado: (2025)

Rigorous Evaluation of Microarchitectural Side-Channels with Statistical Model Checking
por: Li, Weihang, et al.
Publicado: (2025)

Understanding and Mitigating Covert Channel and Side Channel Vulnerabilities Introduced by RowHammer Defenses
por: Bostancı, F. Nisa, et al.
Publicado: (2025)

The Impact of Run-Time Variability on Side-Channel Attacks Targeting FPGAs
por: Galli, Davide, et al.
Publicado: (2024)

PhantomFetch: Obfuscating Loads against Prefetcher Side-Channel Attacks
por: Zhang, Xingzhi, et al.
Publicado: (2025)

CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture
por: Tedeschi, Riccardo, et al.
Publicado: (2025)

RollingCache: Using Runtime Behavior to Defend Against Cache Side Channel Attacks
por: Ojha, Divya, et al.
Publicado: (2024)

Revisiting Main Memory-Based Covert and Side Channel Attacks in the Context of Processing-in-Memory
por: Bostanci, F. Nisa, et al.
Publicado: (2024)

An FPGA-Based Open-Source Hardware-Software Framework for Side-Channel Security Research
por: Zoni, Davide, et al.
Publicado: (2024)

Efficient Trace for RISC-V: Design, Evaluation, and Integration in CVA6
por: Laghi, Umberto, et al.
Publicado: (2025)

THOR: A Non-Speculative Value Dependent Timing Side Channel Attack Exploiting Intel AMX
por: Dizani, Farshad, et al.
Publicado: (2025)

System-Level Isolation for Mixed-Criticality RISC-V SoCs: A "World" Reality Check
por: Cunha, Luis, et al.
Publicado: (2026)

Case Study: Horizontal Side-Channel Analysis Attack against Elliptic Curve Scalar Multiplication Accelerator under Laser Illumination
por: Petryk, Dmytro, et al.
Publicado: (2026)

PCG: Mitigating Conflict-based Cache Side-channel Attacks with Prefetching
por: Jiang, Fang, et al.
Publicado: (2024)

CipherGuard: Compiler-aided Mitigation against Ciphertext Side-channel Attacks
por: Jiang, Ke, et al.
Publicado: (2025)

Side-channel Inference of User Activities in AR/VR Using GPU Profiling
por: Son, Seonghun, et al.
Publicado: (2025)

Memory DisOrder: Memory Re-orderings as a Timerless Side-channel
por: Siddens, Sean, et al.
Publicado: (2026)

Revealing CNN Architectures via Side-Channel Analysis in Dataflow-based Inference Accelerators
por: Weerasena, Hansika, et al.
Publicado: (2023)

SimFuzz: Similarity-guided Block-level Mutation for RISC-V Processor Fuzzing
por: Lyu, Hao, et al.
Publicado: (2026)

SAILOR: A Scalable and Energy-Efficient Ultra-Lightweight RISC-V for IoT Security
por: Ewert, Christian, et al.
Publicado: (2026)

Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study
por: Imtiaz, Sharjeel, et al.
Publicado: (2025)

Microarchitecture Design and Benchmarking of Custom SHA-3 Instruction for RISC-V
por: Bolat, Alperen, et al.
Publicado: (2025)

Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
por: Pham, Anh Kiet, et al.
Publicado: (2026)

CVA6-VMRT: A Modular Approach Towards Time-Predictable Virtual Memory in a 64-bit Application Class RISC-V Processor
por: Reinwardt, Christopher, et al.
Publicado: (2025)

FERIVer: An FPGA-assisted Emulated Framework for RTL Verification of RISC-V Processors
por: Qin, Kun, et al.
Publicado: (2025)

RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation
por: Mankali, Lakshmi Likhitha, et al.
Publicado: (2024)

SafeTune: Mitigating Data Poisoning in LLM Fine-Tuning for RTL Code Generation
por: Rezakhani, Mahshid, et al.
Publicado: (2026)

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
por: Reimann, Lennart M., et al.
Publicado: (2024)

Systematic Prevention of On-Core Timing Channels by Full Temporal Partitioning
por: Wistoff, Nils, et al.
Publicado: (2022)

RTL2M$μ$PATH: Multi-$μ$PATH Synthesis with Applications to Hardware Security Verification
por: Hsiao, Yao, et al.
Publicado: (2024)

Evasive Hardware Trojan through Adversarial Power Trace
por: Omidi, Behnam, et al.
Publicado: (2024)

Honest to a Fault: Root-Causing Fault Attacks with Pre-Silicon RISC Pipeline Characterization
por: Malik, Arsalan Ali, et al.
Publicado: (2025)

VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog
por: Roy, Prithwish Basu, et al.
Publicado: (2026)

SystemC Model of Power Side-Channel Attacks Against AI Accelerators: Superstition or not?
por: Nešković, Andrija, et al.
Publicado: (2023)