Implementation of high-efficiency, lightweight residual spiking neural network processor based on field-programmable gate arrays

Documenti analoghi

• STCSNN: High energy efficiency spike-train level spiking neural networks with spatio-temporal conversion
  di: Xu, Changqing, et al.
  Pubblicazione: (2023)
• Reconsidering the energy efficiency of spiking neural networks
  di: Yan, Zhanglu, et al.
  Pubblicazione: (2024)
• Parameter efficient hybrid spiking-quantum convolutional neural network with surrogate gradient and quantum data-reupload
  di: Nhan, Luu Trong, et al.
  Pubblicazione: (2025)
• DYNAP-SE2: a scalable multi-core dynamic neuromorphic asynchronous spiking neural network processor
  di: Richter, Ole, et al.
  Pubblicazione: (2023)
• CMOS-based area-and-power-efficient neuron and synapse circuits for time-domain analog spiking neural networks
  di: Chen, Xiangyu, et al.
  Pubblicazione: (2022)