Copertina

A System Architecture for Low Latency Multiprogramming Quantum Computing

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Zhao, Yilun, Chen, Yu, Chang, Kaiyan, Li, He, Li, Bing, Han, Yinhe, Wang, Ying
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

CLASS: A Controller-Centric Layout Synthesizer for Dynamic Quantum Circuits
di: Chen, Yu, et al.
Pubblicazione: (2025)

Be CIM or Be Memory: A Dual-mode-aware DNN Compiler for CIM Accelerators
di: Zhao, Shixin, et al.
Pubblicazione: (2025)

No Tile Left Behind: Multiprogramming for Surface-Code Architectures
di: Ghosh, Archisman, et al.
Pubblicazione: (2026)

Distributed-HISQ: A Distributed Quantum Control Architecture
di: Zhao, Yilun, et al.
Pubblicazione: (2025)

ChipGPT: How far are we from natural language hardware design
di: Chang, Kaiyan, et al.
Pubblicazione: (2023)

LLMulator: Generalizable Cost Modeling for Dataflow Accelerators with Input-Adaptive Control Flow
di: Chang, Kaiyan, et al.
Pubblicazione: (2025)

PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators
di: Sun, Xiaotian, et al.
Pubblicazione: (2024)

ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning
di: Chen, Zhirong, et al.
Pubblicazione: (2025)

PIMSIM-NN: An ISA-based Simulation Framework for Processing-in-Memory Accelerators
di: Wang, Xinyu, et al.
Pubblicazione: (2024)

Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation
di: Chang, Kaiyan, et al.
Pubblicazione: (2024)

PIMSYN: Synthesizing Processing-in-memory CNN Accelerators
di: Li, Wanqian, et al.
Pubblicazione: (2024)

From Buffers to Registers: Unlocking Fine-Grained FlashAttention with Hybrid-Bonded 3D NPU Co-Design
di: Yu, Jinxin, et al.
Pubblicazione: (2026)

A Low-Latency FFT-IFFT Cascade Architecture
di: Parhi, Keshab K.
Pubblicazione: (2023)

Ouroboros: Wafer-Scale SRAM CIM with Token-Grained Pipelining for Large Language Model Inference
di: Liu, Yiqi, et al.
Pubblicazione: (2026)

Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL
di: Cai, Siyang, et al.
Pubblicazione: (2026)

Accelerating Multi-Scale Deformable Attention Using Near-Memory-Processing Architecture
di: Li, Huize, et al.
Pubblicazione: (2026)

Make LLM Inference Affordable to Everyone: Augmenting GPU Memory with NDP-DIMM
di: Liu, Lian, et al.
Pubblicazione: (2025)

Trimma: Trimming Metadata Storage and Latency for Hybrid Memory Systems
di: Li, Yiwei, et al.
Pubblicazione: (2024)

A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
di: Liu, Junyi, et al.
Pubblicazione: (2026)

PAM: Processing Across Memory Hierarchy for Efficient KV-centric LLM Serving System
di: Liu, Lian, et al.
Pubblicazione: (2026)

Low Latency GNN Accelerator for Quantum Error Correction
di: Cicero, Alessio, et al.
Pubblicazione: (2026)

AgileWatts: An Energy-Efficient CPU Core Idle-State Architecture for Latency-Sensitive Server Applications
di: Yahya, Jawad Haj, et al.
Pubblicazione: (2022)

Overmind NSA: A Unified Neuro-Symbolic Computing Architecture with Approximate Nonlinear Activations and Preemptive Memory Bypass
di: Wang, Weilun, et al.
Pubblicazione: (2026)

CMD: A Cache-assisted GPU Memory Deduplication Architecture
di: Zhao, Wei, et al.
Pubblicazione: (2024)

FusionCIM: Accelerating LLM Inference with Fusion-Driven Computing-in-Memory Architecture
di: Xuan, Zihao, et al.
Pubblicazione: (2026)

Topkima-Former: Low-energy, Low-Latency Inference for Transformers using top-k In-memory ADC
di: Dong, Shuai, et al.
Pubblicazione: (2024)

DaDu-Corki: Algorithm-Architecture Co-Design for Embodied AI-powered Robotic Manipulation
di: Huang, Yiyang, et al.
Pubblicazione: (2024)

Evolution, Challenges, and Optimization in Computer Architecture: The Role of Reconfigurable Systems
di: Ederhion, Jefferson, et al.
Pubblicazione: (2024)

Mozart: Modularized and Efficient MoE Training on 3.5D Wafer-Scale Chiplet Architectures
di: Luo, Shuqing, et al.
Pubblicazione: (2026)

LinkBo: An Adaptive Single-Wire, Low-Latency, and Fault-Tolerant Communications Interface for Variable-Distance Chip-to-Chip Systems
di: Ye, Bochen, et al.
Pubblicazione: (2025)

COMET: Towards Partical W4A4KV4 LLMs Serving
di: Liu, Lian, et al.
Pubblicazione: (2024)

Architectural Implications of Neural Network Inference for High Data-Rate, Low-Latency Scientific Applications
di: Weng, Olivia, et al.
Pubblicazione: (2024)

A PVT-Resilient Subthreshold SRAM-Based In-Memory Computing Accelerator with In-Situ Regulation for Energy-Efficient Spiking Neural Networks
di: Kao, Shih-Hang, et al.
Pubblicazione: (2026)

A Case for Kolmogorov-Arnold Networks in Prefetching: Towards Low-Latency, Generalizable ML-Based Prefetchers
di: Kulkarni, Dhruv, et al.
Pubblicazione: (2025)

On Reducing the Execution Latency of Superconducting Quantum Processors via Quantum Job Scheduling
di: Wu, Wenjie, et al.
Pubblicazione: (2024)

Hardware Efficient Accelerator for Spiking Transformer With Reconfigurable Parallel Time Step Computing
di: Chen, Bo-Yu, et al.
Pubblicazione: (2025)

In-Memory Computing Enabled Deep MIMO Detection to Support Ultra-Low-Latency Communications
di: Ding, Tingyu, et al.
Pubblicazione: (2025)

Evaluation of GPU Video Encoder for Low-Latency Real-Time 4K UHD Encoding
di: Arunruangsirilert, Kasidis, et al.
Pubblicazione: (2025)

Survey on Characterizing and Understanding GNNs from a Computer Architecture Perspective
di: Wu, Meng, et al.
Pubblicazione: (2024)

Computing-In-Memory Aware Model Adaption For Edge Devices
di: Lin, Ming-Han, et al.
Pubblicazione: (2025)