Saved in:
| Main Authors: | , , , , , , , |
|---|---|
| Format: | Preprint |
| Published: |
2026
|
| Subjects: | |
| Online Access: | https://arxiv.org/abs/2601.02624 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1866910109912793088 |
|---|---|
| author | Hasan, Md Ajoad Saha, Dipayan Hasan, Khan Thamid Alam, Nashmin Uddin, Azim Saha, Sujan Kumar Tehranipoor, Mark Farahmandi, Farimah |
| author_facet | Hasan, Md Ajoad Saha, Dipayan Hasan, Khan Thamid Alam, Nashmin Uddin, Azim Saha, Sujan Kumar Tehranipoor, Mark Farahmandi, Farimah |
| contents | The growing complexity of modern system-on-chip (SoC) and IP designs is making security assurance difficult day by day. One of the fundamental steps in the pre-silicon security verification of a hardware design is the identification of security assets, as it substantially influences downstream security verification tasks, such as threat modeling, security property generation, and vulnerability detection. Traditionally, assets are determined manually by security experts, requiring significant time and expertise. To address this challenge, we present LAsset, a novel automated framework that leverages large language models (LLMs) to identify security assets from both hardware design specifications and register-transfer level (RTL) descriptions. The framework performs structural and semantic analysis to identify intra-module primary and secondary assets and derives inter-module relationships to systematically characterize security dependencies at the design level. Experimental results show that the proposed framework achieves high classification accuracy, reaching up to 90% recall rate in SoC design, and 93% recall rate in IP designs. This automation in asset identification significantly reduces manual overhead and supports a scalable path forward for secure hardware development. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2601_02624 |
| institution | arXiv |
| publishDate | 2026 |
| record_format | arxiv |
| spellingShingle | LAsset: An LLM-assisted Security Asset Identification Framework for System-on-Chip (SoC) Verification Hasan, Md Ajoad Saha, Dipayan Hasan, Khan Thamid Alam, Nashmin Uddin, Azim Saha, Sujan Kumar Tehranipoor, Mark Farahmandi, Farimah Cryptography and Security Artificial Intelligence The growing complexity of modern system-on-chip (SoC) and IP designs is making security assurance difficult day by day. One of the fundamental steps in the pre-silicon security verification of a hardware design is the identification of security assets, as it substantially influences downstream security verification tasks, such as threat modeling, security property generation, and vulnerability detection. Traditionally, assets are determined manually by security experts, requiring significant time and expertise. To address this challenge, we present LAsset, a novel automated framework that leverages large language models (LLMs) to identify security assets from both hardware design specifications and register-transfer level (RTL) descriptions. The framework performs structural and semantic analysis to identify intra-module primary and secondary assets and derives inter-module relationships to systematically characterize security dependencies at the design level. Experimental results show that the proposed framework achieves high classification accuracy, reaching up to 90% recall rate in SoC design, and 93% recall rate in IP designs. This automation in asset identification significantly reduces manual overhead and supports a scalable path forward for secure hardware development. |
| title | LAsset: An LLM-assisted Security Asset Identification Framework for System-on-Chip (SoC) Verification |
| topic | Cryptography and Security Artificial Intelligence |
| url | https://arxiv.org/abs/2601.02624 |