Inductorless Fast Phase Logic: Enabling Two-Order-of-Magnitude Density Scaling for Superconductor VLSI
Fuente:
arXiv
Saved in:
| Main Authors: | Razmkhah, Sasan, Holmes, Douglas Scott, Pedram, Massoud |
|---|---|
| Format: | Preprint |
| Published: |
2026
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
Superconductor bistable vortex memory for data storage and in-memory computing
by: Karamuftuoglu, Mustafa Altay, et al.
Published: (2024)
by: Karamuftuoglu, Mustafa Altay, et al.
Published: (2024)
Scalable Superconductor Neuron with Ternary Synaptic Connections for Ultra-Fast SNN Hardware
by: Karamuftuoglu, Mustafa Altay, et al.
Published: (2024)
by: Karamuftuoglu, Mustafa Altay, et al.
Published: (2024)
Optimized Bistable Vortex Memory Arrays for Superconducting In-Memory Matrix-Vector Multiplication
by: Karamuftuoglu, Mustafa Altay, et al.
Published: (2025)
by: Karamuftuoglu, Mustafa Altay, et al.
Published: (2025)
High-Density Superconductive Logic Circuits Utilizing 0 and $π$ Josephson Junctions
by: Razmkhah, Sasan, et al.
Published: (2023)
by: Razmkhah, Sasan, et al.
Published: (2023)
SCE-NTT: A Hardware Accelerator for Number Theoretic Transform Using Superconductor Electronics
by: Razmkhah, Sasan, et al.
Published: (2025)
by: Razmkhah, Sasan, et al.
Published: (2025)
SAIM: Scalable Analog Ising Machine for Solving Quadratic Binary Optimization Problems
by: Razmkhah, Sasan, et al.
Published: (2024)
by: Razmkhah, Sasan, et al.
Published: (2024)
Unsupervised SFQ-Based Spiking Neural Network
by: Karamuftuoglu, Mustafa Altay, et al.
Published: (2023)
by: Karamuftuoglu, Mustafa Altay, et al.
Published: (2023)
qPRO-AQFP: Post-Routing Optimization of AQFP Circuits with Delay Line Clocking
by: Aviles, Robert S., et al.
Published: (2026)
by: Aviles, Robert S., et al.
Published: (2026)
Magnetic Field-Mediated Superconducting Logic
by: Edwards, Alexander J., et al.
Published: (2026)
by: Edwards, Alexander J., et al.
Published: (2026)
SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips
by: Song, Changxu, et al.
Published: (2025)
by: Song, Changxu, et al.
Published: (2025)
Analog-to-Digital Converter Based on Voltage-controlled Superconducting Device
by: Islam, Md Mazharul, et al.
Published: (2025)
by: Islam, Md Mazharul, et al.
Published: (2025)
A Josephson Parametric Oscillator-Based Ising Machine
by: Razmkhah, Sasan, et al.
Published: (2023)
by: Razmkhah, Sasan, et al.
Published: (2023)
Scalable Asynchronous Single Flux Quantum Up-Down Counter using Josephson Trapping Lines and α-Cells
by: Karamuftuoglu, Mustafa Altay, et al.
Published: (2025)
by: Karamuftuoglu, Mustafa Altay, et al.
Published: (2025)
An Overview of Josephson Junctions Based QPUs
by: Mohebi, Omid, et al.
Published: (2025)
by: Mohebi, Omid, et al.
Published: (2025)
An On-Chip Trainable Neuron Circuit for SFQ-Based Spiking Neural Networks
by: Ucpinar, Beyza Zeynep, et al.
Published: (2023)
by: Ucpinar, Beyza Zeynep, et al.
Published: (2023)
AR-SFQ: Asynchronous Reset Library Using α-Cell Design
by: Kopur, Yasemin, et al.
Published: (2025)
by: Kopur, Yasemin, et al.
Published: (2025)
Experimental Demonstration of a Superconductor SFQ-Based ADC for High-Frequency Signal Acquisition
by: Ucpinar, Beyza Zeynep, et al.
Published: (2025)
by: Ucpinar, Beyza Zeynep, et al.
Published: (2025)
SAAP: An Efficient Spatial-Aware Analytic Partitioning Algorithm of VLSI Netlists for Parallel Routing
by: Liu, Chen, et al.
Published: (2026)
by: Liu, Chen, et al.
Published: (2026)
Metastable Dynamical Computing with Energy Landscapes: A Primer
by: Pratt, Christian Z., et al.
Published: (2026)
by: Pratt, Christian Z., et al.
Published: (2026)
On-chip microwave sensing of quasiparticles in tantalum superconducting circuits on silicon for scalable quantum technologies
by: Poorgholam-Khanjari, Shima, et al.
Published: (2025)
by: Poorgholam-Khanjari, Shima, et al.
Published: (2025)
Sense Less, Infer More: Agentic Multimodal Transformers for Edge Medical Intelligence
by: Zhou, Chengwei, et al.
Published: (2026)
by: Zhou, Chengwei, et al.
Published: (2026)
Design of a 64-bit SQRT-CSLA with Reduced Area and High-Speed Applications in Low Power VLSI Circuits
by: Pallavi, CH., et al.
Published: (2024)
by: Pallavi, CH., et al.
Published: (2024)
RCVM‐ASS‐CICSKA‐PAPT‐VDF: VLSI design of high‐speed reconfigurable compressed Vedic PAPT‐VDF filter for ECG medical application
by: K. V. Suresh Kumar, et al.
Published: (2024)
by: K. V. Suresh Kumar, et al.
Published: (2024)
Scaling up Reversible Logic with HKI Superconducting Inductors
by: DeBenedictis, Erik P.
Published: (2025)
by: DeBenedictis, Erik P.
Published: (2025)
Structure-based Optical Logics Without Using Transistors
by: Lee, Jonghyeon, et al.
Published: (2020)
by: Lee, Jonghyeon, et al.
Published: (2020)
Stateful Logic In-Memory Using Gain-Cell eDRAM
by: Hoffer, Barak, et al.
Published: (2025)
by: Hoffer, Barak, et al.
Published: (2025)
Ferroelectric FET-based Logic-in-Memory Encoder for Hyperdimensional Computing
by: Chakraborty, Arka, et al.
Published: (2025)
by: Chakraborty, Arka, et al.
Published: (2025)
Pairwise XOR and XNOR Gates in Squeezed Instantaneous Noise Based Logic
by: Kenarangui, Nasir, et al.
Published: (2026)
by: Kenarangui, Nasir, et al.
Published: (2026)
Simulation-Guided Approximate Logic Synthesis Under the Maximum Error Constraint
by: Meng, Chang, et al.
Published: (2025)
by: Meng, Chang, et al.
Published: (2025)
Complete Boolean Algebra for Memristive and Spintronic Asymmetric Basis Logic Functions
by: Vyas, Vaibhav, et al.
Published: (2024)
by: Vyas, Vaibhav, et al.
Published: (2024)
Generalizable Verilog Modeling Framework for Synchronous and Asynchronous Superconducting Pulse-Based Logic Gates
by: Feng, Elisabeth, et al.
Published: (2026)
by: Feng, Elisabeth, et al.
Published: (2026)
Fuzzy Logic Weight based Coordination Scheme for Utilizing Electric Vehicle Charging Stations
by: Hussain, Shahid, et al.
Published: (2024)
by: Hussain, Shahid, et al.
Published: (2024)
Designing Unit Ising Models for Logic Gate Simulation through Integer Linear Programming
by: Tsukiyama, Shunsuke, et al.
Published: (2024)
by: Tsukiyama, Shunsuke, et al.
Published: (2024)
Scattering-Matrix-Based Parametric Characterization of a Two-Port Bridged-T Network for Microstrip Filter Applications
by: Dizabadi, Naser Khatti, et al.
Published: (2026)
by: Dizabadi, Naser Khatti, et al.
Published: (2026)
High-Quality Iterative Logic Compiler for In-Memory SIMD Computation with Tight Coupling of Synthesis and Scheduling
by: Qian, Xingyue, et al.
Published: (2024)
by: Qian, Xingyue, et al.
Published: (2024)
QAMNet: Fast and Efficient Optical QAM Neural Networks
by: Bacvanski, Marc Gong, et al.
Published: (2024)
by: Bacvanski, Marc Gong, et al.
Published: (2024)
ENLighten: Lighten the Transformer, Enable Efficient Optical Acceleration
by: Zhu, Hanqing, et al.
Published: (2025)
by: Zhu, Hanqing, et al.
Published: (2025)
Maturity of Vehicle Digital Twins: From Monitoring to Enabling Autonomous Driving
by: Klar, Robert, et al.
Published: (2024)
by: Klar, Robert, et al.
Published: (2024)
Per-Phase Fidelity Attribution for Quantum Compilers using HBR Decomposition
by: Pati, Chandrachud, et al.
Published: (2026)
by: Pati, Chandrachud, et al.
Published: (2026)
Optimizing Phase-Scheduling with Throughput Trade-offs in AQFP Digital Circuits
by: Aviles, Robert S., et al.
Published: (2025)
by: Aviles, Robert S., et al.
Published: (2025)
Similar Items
-
Superconductor bistable vortex memory for data storage and in-memory computing
by: Karamuftuoglu, Mustafa Altay, et al.
Published: (2024) -
Scalable Superconductor Neuron with Ternary Synaptic Connections for Ultra-Fast SNN Hardware
by: Karamuftuoglu, Mustafa Altay, et al.
Published: (2024) -
Optimized Bistable Vortex Memory Arrays for Superconducting In-Memory Matrix-Vector Multiplication
by: Karamuftuoglu, Mustafa Altay, et al.
Published: (2025) -
High-Density Superconductive Logic Circuits Utilizing 0 and $π$ Josephson Junctions
by: Razmkhah, Sasan, et al.
Published: (2023) -
SCE-NTT: A Hardware Accelerator for Number Theoretic Transform Using Superconductor Electronics
by: Razmkhah, Sasan, et al.
Published: (2025)