Image de couverture de livre

Bio-RV: Low-Power Resource-Efficient RISC-V Processor for Biomedical Applications

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Sharma, Vijay Pratap, Kumar, Annu, Khan, Mohd Faisal, Lokhande, Mukul, Vishvakarma, Santosh Kumar
Format:	Preprint
Publié:	2026
Sujets:	Signal Processing Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

RAMAN: Resource-efficient ApproxiMate Posit Processing for Algorithm-Hardware Co-desigN
par: Khan, Mohd Faisal, et autres
Publié: (2025)

CORVET: A CORDIC-Powered, Resource-Frugal Mixed-Precision Vector Processing Engine for High-Throughput AIoT applications
par: Kumar, Sonu, et autres
Publié: (2026)

TREA: Low-precision Time-Multiplexed, Resource-Efficient Edge Accelerator for Object Detection and Classification
par: Sharma, Vijay Pratap, et autres
Publié: (2026)

ReLANCE: A Resource-Efficient Low-Latency Cortical Neural Acceleration Engine
par: Kumar, Sonu, et autres
Publié: (2025)

POLARON: Precision-aware On-device Learning and Adaptive Runtime-cONfigurable AI acceleration
par: Lokhande, Mukul, et autres
Publié: (2025)

L-SPINE: A Low-Precision SIMD Spiking Neural Compute Engine for Resource-efficient Edge Inference
par: Kumar, Sonu, et autres
Publié: (2026)

CARMEN: CORDIC-Accelerated Resource-Efficient Multi-Precision Inference Engine for Deep Learning
par: Kumar, Sonu, et autres
Publié: (2026)

E-ReCON: An Energy- and Resource-Efficient Precision-Configurable Sparse nvCIM Macro for Conventional and Spiking Neural Edge Inference
par: Tenwar, Ankit Kumar, et autres
Publié: (2026)

FERMI-ML: A Flexible and Resource-Efficient Memory-In-Situ SRAM Macro for TinyML acceleration
par: Lokhande, Mukul, et autres
Publié: (2025)

Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
par: Darvishi, Mostafa
Publié: (2025)

HOAA: Hybrid Overestimating Approximate Adder for Enhanced Performance Processing Engine
par: Kokane, Omkar, et autres
Publié: (2024)

Ellora: Exploring Low-Power OFDM-based Radar Processors using Approximate Computing
par: Bhattacharjya, Rajat, et autres
Publié: (2023)

Res-DPU: Resource-shared Digital Processing-in-memory Unit for Edge-AI Workloads
par: Lokhande, Mukul, et autres
Publié: (2025)

QForce-RL: Quantized FPGA-Optimized Reinforcement Learning Compute Engine
par: Jha, Anushka, et autres
Publié: (2025)

Flex-PE: Flexible and SIMD Multi-Precision Processing Element for AI Workloads
par: Lokhande, Mukul, et autres
Publié: (2024)

SPADE: A SIMD Posit-enabled compute engine for Accelerating DNN Efficiency
par: Kumar, Sonu, et autres
Publié: (2026)

DHFP-PE: Dual-Precision Hybrid Floating Point Processing Element for AI Acceleration
par: Kumar, Shubham, et autres
Publié: (2026)

From RISC-V Cores to Neuromorphic Arrays: A Tutorial on Building Scalable Digital Neuromorphic Processors
par: Yousefzadeh, Amirreza
Publié: (2025)

HYDRA: Hybrid Data Multiplexing and Run-time Layer Configurable DNN Accelerator
par: Kumar, Sonu, et autres
Publié: (2024)

Bhasha-Rupantarika: Algorithm-Hardware Co-design approach for Multilingual Neural Machine Translation
par: Lokhande, Mukul, et autres
Publié: (2025)

SRAM Based Digital Custom Compute Engine for Improved Area Efficiency of AI Hardware
par: Dhakad, Narendra Singh, et autres
Publié: (2026)

ADS-IMC: Accelerating Data Sorting with In-Memory Computation
par: Dhakad, Narendra Singh, et autres
Publié: (2026)

Configurable Multi-Port Memory Architecture for High-Speed Data Communication
par: Dhakad, Narendra Singh, et autres
Publié: (2024)

XR-NPE: High-Throughput Mixed-precision SIMD Neural Processing Engine for Extended Reality Perception Workloads
par: Chaudhari, Tejas, et autres
Publié: (2025)

Hypervisor Extension for a RISC-V Processor
par: Gauchola, Jaume, et autres
Publié: (2024)

Web-Based Simulator of Superscalar RISC-V Processors
par: Jaros, Jiri, et autres
Publié: (2024)

EULER-ADAS: Energy-Efficient & SIMD-Unified Logarithmic-Posit Engine for Precision-Reconfigurable Approximate ADAS Acceleration
par: Lokhande, Mukul, et autres
Publié: (2026)

Functional ISS-Driven Verification of Superscalar RISC-V Processors
par: Galimberti, Andrea, et autres
Publié: (2024)

Floating Point HUB Adder for RISC-V Sargantana Processor
par: Bandera, Gerardo, et autres
Publié: (2024)

Retrospective: A CORDIC Based Configurable Activation Function for NN Applications
par: Kokane, Omkar, et autres
Publié: (2025)

Automatic Microarchitecture-Aware Custom Instruction Design for RISC-V Processors
par: Rezunov, Evgenii, et autres
Publié: (2025)

Optimizing Structured-Sparse Matrix Multiplication in RISC-V Vector Processors
par: Titopoulos, Vasileios, et autres
Publié: (2025)

Design, Implementation and Evaluation of the SVNAPOT Extension on a RISC-V Processor
par: Papadopoulos, Nikolaos-Charalampos, et autres
Publié: (2024)

SentryCore: A RISC-V Co-Processor System for Safe, Real-Time Control Applications
par: Rogenmoser, Michael, et autres
Publié: (2024)

FERIVer: An FPGA-assisted Emulated Framework for RTL Verification of RISC-V Processors
par: Qin, Kun, et autres
Publié: (2025)

Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors
par: Colagrande, Luca, et autres
Publié: (2025)

Pedagogically Motivated and Composable Open-Source RISC-V Processors for Computer Science Education
par: McDougall, Ian, et autres
Publié: (2025)

Low Complexity Deep Learning Augmented Wireless Channel Estimation for Pilot-Based OFDM on Zynq System on Chip
par: Sharma, Animesh, et autres
Publié: (2024)

Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
par: Pham, Anh Kiet, et autres
Publié: (2026)

A Scalable RISC-V Vector Processor Enabling Efficient Multi-Precision DNN Inference
par: Wang, Chuanning, et autres
Publié: (2024)