Copertina

Architectural Classification of XR Workloads: Cross-Layer Archetypes and Implications

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Shi, Xinyu, Yang, Simei, Catthoor, Francky
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

PIMfused: Near-Bank DRAM-PIM with Fused-layer Dataflow for CNN Data Transfer Optimization
di: Yang, Simei, et al.
Pubblicazione: (2025)

FlexVector: A SpMM Vector Processor with Flexible VRF for GCNs on Varying-Sparsity Graphs
di: Li, Bohan, et al.
Pubblicazione: (2026)

Optimizing GEMM for Energy and Performance on Versal ACAP Architectures
di: Papalamprou, Ilias, et al.
Pubblicazione: (2025)

Calibrating DRAMPower Model for HPC: A Runtime Perspective from Real-Time Measurements
di: Shi, Xinyu, et al.
Pubblicazione: (2024)

Addressing memory bandwidth scalability in vector processors for streaming applications
di: Altayo, Jordi, et al.
Pubblicazione: (2025)

Improving the Representativeness of Simulation Intervals for the Cache Memory System
di: Bueno, Nicolas, et al.
Pubblicazione: (2024)

Physical Design Exploration of a Wire-Friendly Domain-Specific Processor for Angstrom-Era Nodes
di: Ruotolo, Lorenzo, et al.
Pubblicazione: (2025)

CIMinus: Empowering Sparse DNN Workloads Modeling and Exploration on SRAM-based CIM Architectures
di: Qi, Yingjie, et al.
Pubblicazione: (2025)

Nexus Machine: An Active Message Inspired Reconfigurable Architecture for Irregular Workloads
di: Juneja, Rohan, et al.
Pubblicazione: (2025)

pHNSW: PCA-Based Filtering to Accelerate HNSW Approximate Nearest Neighbor Search
di: Li, Zheng, et al.
Pubblicazione: (2026)

Workload-Aware Early-Stage Power Delivery Network Optimization via Architectural Power Traces
di: Hayes, Oran, et al.
Pubblicazione: (2026)

3D-TrIM: A Memory-Efficient Spatial Computing Architecture for Convolution Workloads
di: Sestito, Cristian, et al.
Pubblicazione: (2025)

THERMOS: Thermally-Aware Multi-Objective Scheduling of AI Workloads on Heterogeneous Multi-Chiplet PIM Architectures
di: Kanani, Alish, et al.
Pubblicazione: (2025)

Workload Characterization for Branch Predictability
di: Vikas, FNU, et al.
Pubblicazione: (2025)

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads
di: Popovici, Doru Thom, et al.
Pubblicazione: (2025)

Towards Efficient Neuro-Symbolic AI: From Workload Characterization to Hardware Architecture
di: Wan, Zishen, et al.
Pubblicazione: (2024)

AssertGen: Enhancement of LLM-aided Assertion Generation through Cross-Layer Signal Bridging
di: Lyu, Hongqin, et al.
Pubblicazione: (2025)

Allspark: Workload Orchestration for Visual Transformers on Processing In-Memory Systems
di: Ge, Mengke, et al.
Pubblicazione: (2024)

Communication Characterization of AI Workloads for Large-scale Multi-chiplet Accelerators
di: Musavi, Mariam, et al.
Pubblicazione: (2024)

TROOP: At-the-Roofline Performance for Vector Processors on Low Operational Intensity Workloads
di: Purayil, Navaneeth Kunhi, et al.
Pubblicazione: (2025)

EnergAIzer: Fast and Accurate GPU Power Estimation Framework for AI Workloads
di: Lee, Kyungmi, et al.
Pubblicazione: (2026)

Messaging-based Adaptive Vector Computing (MAVeC) Accelerator for AI Workloads
di: Chowdhury, Md. Rownak Hossain, et al.
Pubblicazione: (2024)

The Quest for Reliable AI Accelerators: Cross-Layer Evaluation and Design Optimization
di: Li, Meng, et al.
Pubblicazione: (2026)

BitROM: Weight Reload-Free CiROM Architecture Towards Billion-Parameter 1.58-bit LLM Inference
di: Zhang, Wenlun, et al.
Pubblicazione: (2025)

Mapping Space Exploration for Multi-Chiplet Accelerators Targeting LLM Inference Serving Workloads
di: Li, Boyu, et al.
Pubblicazione: (2025)

Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection
di: Kim, Junhwan, et al.
Pubblicazione: (2026)

DORA: Dataflow-Instruction Orchestration Architecture for DNN Acceleration
di: Chen, Xingzhen, et al.
Pubblicazione: (2026)

SLTarch: Towards Scalable Point-Based Neural Rendering by Taming Workload Imbalance and Memory Irregularity
di: Li, Xingyang, et al.
Pubblicazione: (2025)

Towards Efficient LUT-based PIM: A Scalable and Low-Power Approach for Modern Workloads
di: Khabbazan, Bahareh, et al.
Pubblicazione: (2025)

Multi-Objective Hardware-Mapping Co-Optimisation for Multi-DNN Workloads on Chiplet-based Accelerators
di: Das, Abhijit, et al.
Pubblicazione: (2022)

ChipLight: Cross-Layer Optimization of Chiplet Design with Optical Interconnects for LLM Training
di: Bai, Kangbo, et al.
Pubblicazione: (2026)

HOPE: Holistic STT-RAM Architecture Exploration Framework for Future Cross-Platform Analysis
di: SeyedFaraji, Saeed, et al.
Pubblicazione: (2024)

Architectural and System Implications of CXL-enabled Tiered Memory
di: Yang, Yujie, et al.
Pubblicazione: (2025)

HCiM: ADC-Less Hybrid Analog-Digital Compute in Memory Accelerator for Deep Learning Workloads
di: Negi, Shubham, et al.
Pubblicazione: (2024)

Spatzformer: An Efficient Reconfigurable Dual-Core RISC-V V Cluster for Mixed Scalar-Vector Workloads
di: Perotti, Matteo, et al.
Pubblicazione: (2024)

FILCO: Flexible Composing Architecture with Real-Time Reconfigurability for DNN Acceleration
di: Chen, Xingzhen, et al.
Pubblicazione: (2026)

CREATE: Cross-Layer Resilience Characterization and Optimization for Efficient yet Reliable Embodied AI Systems
di: Xie, Tong, et al.
Pubblicazione: (2026)

Cross-Layer Design of Vector-Symbolic Computing: Bridging Cognition and Brain-Inspired Hardware Acceleration
di: Du, Shuting, et al.
Pubblicazione: (2025)

GCC: A 3DGS Inference Architecture with Gaussian-Wise and Cross-Stage Conditional Processing
di: Pei, Minnan, et al.
Pubblicazione: (2025)

Dual-Issue Execution of Mixed Integer and Floating-Point Workloads on Energy-Efficient In-Order RISC-V Cores
di: Colagrande, Luca, et al.
Pubblicazione: (2025)