Copertina

RidgeWalker: Perfectly Pipelined Graph Random Walks on FPGAs

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Tan, Hongshi, Chen, Yao, Chen, Xinyu, Zhang, Qizhen, Chen, Cheng, Wong, Weng-Fai, He, Bingsheng
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

XtraMAC: An Efficient MAC Architecture for Mixed-Precision LLM Inference on FPGA
di: Yu, Feng, et al.
Pubblicazione: (2026)

Is Agentic AI Ready for Real-World Hardware Engineering? A Deep Dive with Phoenix-bench
di: Zou, Qingyun, et al.
Pubblicazione: (2026)

HLStrans: Dataset for C-to-HLS Hardware Code Synthesis
di: Zou, Qingyun, et al.
Pubblicazione: (2025)

Reward-Weighted On-Policy Distillation with an Open Property-Equivalence Verifier for NL-to-SVA Generation
di: Zou, Qingyun, et al.
Pubblicazione: (2026)

Table-Lookup MAC: Scalable Processing of Quantised Neural Networks in FPGA Soft Logic
di: Gerlinghoff, Daniel, et al.
Pubblicazione: (2024)

Interconnect-Aware Logic Resynthesis for Multi-Die FPGAs
di: Wang, Xiaoke, et al.
Pubblicazione: (2026)

GraphMatch: Subgraph Query Processing on FPGAs
di: Dann, Jonas, et al.
Pubblicazione: (2024)

PD-Swap: Prefill-Decode Logic Swapping for End-to-End LLM Inference on Edge FPGAs via Dynamic Partial Reconfiguration
di: Zhang, Yifan, et al.
Pubblicazione: (2025)

Graphitron: A Domain Specific Language for FPGA-based Graph Processing Accelerator Generation
di: Zhang, Xinmiao, et al.
Pubblicazione: (2024)

Wavelet Based Frequency Detection Using FPGAs
di: Hill, Caleb, et al.
Pubblicazione: (2024)

Critical Path Aware Timing-Driven Global Placement for Large-Scale Heterogeneous FPGAs
di: Jiang, He, et al.
Pubblicazione: (2025)

Duet: Creating Harmony between Processors and Embedded FPGAs
di: Li, Ang, et al.
Pubblicazione: (2023)

Studying the Degradation of Propagation Delay on FPGAs at the European XFEL
di: Lanzieri, Leandro, et al.
Pubblicazione: (2024)

Design and Implementation of Washing Machine HUD Using FPGAs
di: Stites, Norman, et al.
Pubblicazione: (2025)

TeLLMe: An Energy-Efficient Ternary LLM Accelerator for Prefilling and Decoding on Edge FPGAs
di: Qiao, Ye, et al.
Pubblicazione: (2025)

DPUConfig: Optimizing ML Inference in FPGAs Using Reinforcement Learning
di: Patras, Alexandros, et al.
Pubblicazione: (2026)

Fast Generation of Custom Floating-Point Spatial Filters on FPGAs
di: Campos, Nelson, et al.
Pubblicazione: (2024)

smallNet: Implementation of a convolutional layer in tiny FPGAs
di: Bascuñán, Fernanda Zapata, et al.
Pubblicazione: (2025)

GreenFPGA: Evaluating FPGAs as Environmentally Sustainable Computing Solutions
di: Sudarshan, Chetan Choppali, et al.
Pubblicazione: (2023)

Small Logic-based Multipliers with Incomplete Sub-Multipliers for FPGAs
di: Böttcher, Andreas, et al.
Pubblicazione: (2024)

Lightweight Congruence Profiling for Early Design Exploration of Heterogeneous FPGAs
di: Boston, Allen, et al.
Pubblicazione: (2025)

Accelerating Boolean Constraint Propagation for Efficient SAT-Solving on FPGAs
di: Govindasamy, Hariprasadh, et al.
Pubblicazione: (2024)

Efficient Approaches for GEMM Acceleration on Leading AI-Optimized FPGAs
di: Taka, Endri, et al.
Pubblicazione: (2024)

Optimizing Neural Networks with Learnable Non-Linear Activation Functions via Lookup-Based FPGA Acceleration
di: Yin, Mengyuan, et al.
Pubblicazione: (2025)

Escaping Flatland: A Placement Flow for Enabling 3D FPGAs
di: Hao, Cong, et al.
Pubblicazione: (2026)

LlamaF: An Efficient Llama2 Architecture Accelerator on Embedded FPGAs
di: Xu, Han, et al.
Pubblicazione: (2024)

ONNX-to-Hardware Design Flow for Adaptive Neural-Network Inference on FPGAs
di: Manca, Federico, et al.
Pubblicazione: (2024)

A Survey on LUT-based Deep Neural Networks Implemented in FPGAs
di: Guo, Zeyu
Pubblicazione: (2025)

Coyote v2: Raising the Level of Abstraction for Data Center FPGAs
di: Ramhorst, Benjamin, et al.
Pubblicazione: (2025)

MixFP4: Enhancing NVFP4 with Adaptive FP4/INT4 Block Representations
di: Zou, Jiaxiang, et al.
Pubblicazione: (2026)

When Pipelined In-Memory Accelerators Meet Spiking Direct Feedback Alignment: A Co-Design for Neuromorphic Edge Computing
di: Ren, Haoxiong, et al.
Pubblicazione: (2025)

Energy Efficient LSTM Accelerators for Embedded FPGAs through Parameterised Architecture Design
di: Qian, Chao, et al.
Pubblicazione: (2026)

A Resource-Driven Approach for Implementing CNNs on FPGAs Using Adaptive IPs
di: Magalhães, Philippe, et al.
Pubblicazione: (2025)

Hardware-Efficient Accurate 4-bit Multiplier for Xilinx 7 Series FPGAs
di: Kida, Misaki, et al.
Pubblicazione: (2025)

Analyzing the Single Event Upset Vulnerability of Binarized Neural Networks on SRAM FPGAs
di: Souvatzoglou, Ioanna, et al.
Pubblicazione: (2024)

An Energy-Efficient Artefact Detection Accelerator on FPGAs for Hyper-Spectral Satellite Imagery
di: Castelino, Cornell, et al.
Pubblicazione: (2024)

Co-Designing Graph-based Approximate Nearest Neighbor Search at Billion Scale for Processing-in-Memory
di: Chen, Sitian, et al.
Pubblicazione: (2026)

Testing and Fault Tolerance Techniques for CNT-Based FPGAs
di: Lu, Siyuan, et al.
Pubblicazione: (2025)

Post-Quantum and Blockchain-Based Attestation for Trusted FPGAs in B5G Networks
di: Papalamprou, Ilias, et al.
Pubblicazione: (2025)

A Benchmarking Platform for DDR4 Memory Performance in Data-Center-Class FPGAs
di: Galimberti, Andrea, et al.
Pubblicazione: (2025)