Image de couverture de livre

IMS: Intelligent Hardware Monitoring System for Secure SoCs

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Foudhaili, Wadid, Rencber, Aykut, Nechi, Anouar, Buchty, Rainer, Berekovic, Mladen, Gomez, Andres, Mulhem, Saleh
Format:	Preprint
Publié:	2026
Sujets:	Cryptography and Security Hardware Architecture Machine Learning
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Reconfigurable Edge Hardware for Intelligent IDS: Systematic Approach
par: Foudhaili, Wadid, et autres
Publié: (2024)

Secure Software/Hardware Hybrid In-Field Testing for System-on-Chip
par: Mulhem, Saleh, et autres
Publié: (2024)

SAILOR: A Scalable and Energy-Efficient Ultra-Lightweight RISC-V for IoT Security
par: Ewert, Christian, et autres
Publié: (2026)

Robust Beam Codebooks for mmWave/THz Systems: Toward a Stochastic RL Approach
par: Nechi, Anouar, et autres
Publié: (2026)

Nail: Not Another Fault-Injection Framework for Chisel-generated RTL
par: Sehm, Robin, et autres
Publié: (2025)

Designing Secure Interconnects for Modern Microelectronics: From SoCs to Emerging Chiplet-Based Architectures
par: Halder, Dipal
Publié: (2023)

SystemC Model of Power Side-Channel Attacks Against AI Accelerators: Superstition or not?
par: Nešković, Andrija, et autres
Publié: (2023)

System-Level Isolation for Mixed-Criticality RISC-V SoCs: A "World" Reality Check
par: Cunha, Luis, et autres
Publié: (2026)

EXAM: Exploiting Exclusive System-Level Cache in Apple M-Series SoCs for Enhanced Cache Occupancy Attacks
par: Xu, Tianhong, et autres
Publié: (2025)

Lightweight Unified Sha-3/Shake Architecture with a Fault-Resilient State
par: Ewert, Christian, et autres
Publié: (2025)

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
par: Reimann, Lennart M., et autres
Publié: (2024)

High-Security Hardware Module with PUF and Hybrid Cryptography for Data Security
par: Amael, Joshua Tito, et autres
Publié: (2024)

Security Properties for Open-Source Hardware Designs
par: Rogers, Jayden, et autres
Publié: (2024)

Efficient and Lightweight In-memory Computing Architecture for Hardware Security
par: Ajmi, Hala, et autres
Publié: (2022)

Modern Hardware Security: A Review of Attacks and Countermeasures
par: Mishra, Jyotiprakash, et autres
Publié: (2025)

"vcd2df" -- Leveraging Data Science Insights for Hardware Security Research
par: Deutschbein, Calvin, et autres
Publié: (2025)

An FPGA-Based Open-Source Hardware-Software Framework for Side-Channel Security Research
par: Zoni, Davide, et autres
Publié: (2024)

SCARF: Securing Chips with a Robust Framework against Fabrication-time Hardware Trojans
par: Eslami, Mohammad, et autres
Publié: (2024)

RTL2M$μ$PATH: Multi-$μ$PATH Synthesis with Applications to Hardware Security Verification
par: Hsiao, Yao, et autres
Publié: (2024)

SoK: Fully Homomorphic Encryption Accelerators
par: Zhang, Junxue, et autres
Publié: (2022)

SoK: Rowhammer on Commodity Operating Systems
par: Zhang, Zhi, et autres
Publié: (2022)

Bridging the Gap between Hardware Fuzzing and Industrial Verification
par: Ma, Ruiyang, et autres
Publié: (2025)

Presto: Hardware Acceleration of Ciphers for Hybrid Homomorphic Encryption
par: Jeon, Yeonsoo, et autres
Publié: (2025)

SoK: Systematizing a Decade of Architectural RowHammer Defenses Through the Lens of Streaming Algorithms
par: Kim, Michael Jaemin, et autres
Publié: (2025)

Per-Row Activation Counting on Real Hardware: Demystifying Performance Overheads
par: Kim, Jumin, et autres
Publié: (2025)

LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges
par: Knechtel, Johann, et autres
Publié: (2026)

TroLL: Exploiting Structural Similarities between Logic Locking and Hardware Trojans
par: Liu, Yuntao, et autres
Publié: (2023)

Palermo: Improving the Performance of Oblivious Memory using Protocol-Hardware Co-Design
par: Ye, Haojie, et autres
Publié: (2024)

AMAZE: Accelerated MiMC Hardware Architecture for Zero-Knowledge Applications on the Edge
par: Ahmed, Anees, et autres
Publié: (2024)

Towards Closing the Performance Gap for Cryptographic Kernels Between CPUs and Specialized Hardware
par: Zhang, Naifeng, et autres
Publié: (2025)

Efficient Hardware Implementation of Modular Multiplier over GF (2m) on FPGA
par: Kumari, Ruby, et autres
Publié: (2025)

An Efficient Algorithm for Modulus Operation and Its Hardware Implementation in Prime Number Calculation
par: Wijesinghe, W. A. Susantha
Publié: (2024)

ChipletQuake: On-die Digital Impedance Sensing for Chiplet and Interposer Verification
par: Monfared, Saleh Khalaj, et autres
Publié: (2025)

Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks
par: Raj, Kshitij, et autres
Publié: (2025)

Secure Scattered Memory: Rethinking Secure Enclave Memory with Secret Sharing
par: Geng, Haoran, et autres
Publié: (2024)

Enabling Deterministic User-Level Interrupts in Real-Time Processors via Hardware Extension
par: Yang, Hongbin, et autres
Publié: (2026)

ModSRAM: Algorithm-Hardware Co-Design for Large Number Modular Multiplication in SRAM
par: Ku, Jonathan, et autres
Publié: (2024)

Hardware-Friendly Randomization: Enabling Random-Access and Minimal Wiring in FHE Accelerators with Low Total Cost
par: Rosenfeld, Ilan, et autres
Publié: (2026)

Supporting Secured Integration of Microarchitectural Defenses
par: Ramkrishnan, Kartik, et autres
Publié: (2026)

Formal Verification of Secure Encrypted Virtualization
par: Weerasena, Hansika, et autres
Publié: (2026)