Cover Image

COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Hasan, Mahmudul, Paria, Sudipta, Bhunia, Swarup, Hoque, Tamzidul
Format:	Preprint
Published:	2026
Subjects:	Emerging Technologies
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Hardware Accelerators for Artificial Intelligence
by: Ahsan, S M Mojahidul, et al.
Published: (2024)

LASA: Enhancing SoC Security Verification with LLM-Aided Property Generation
by: Ankireddy, Dinesh Reddy, et al.
Published: (2025)

Enhancing Test Efficiency through Automated ATPG-Aware Lightweight Scan Instrumentation
by: Paria, Sudipta, et al.
Published: (2025)

HOACS: Homomorphic Obfuscation Assisted Concealing of Secrets to Thwart Trojan Attacks in COTS Processor
by: Hossain, Tanvir, et al.
Published: (2024)

Fine Grain 3D Integration for Microarchitecture Design Through Cube Packing Exploration
by: Liu, Yongxiang, et al.
Published: (2025)

Memory Sharing with CXL: Hardware and Software Design Approaches
by: Jain, Sunita, et al.
Published: (2024)

Hardware in Loop Learning with Spin Stochastic Neurons
by: Islam, A N M Nafiul, et al.
Published: (2023)

Towards 3D AI Hardware: Fine-Grain Hardware Characterization of 3D Stacks for Heterogeneous System Integration & AI Systems
by: Kurshan, Eren, et al.
Published: (2024)

Hardware implementation of digital memcomputing on small-size FPGAs
by: Nguyen, Dyk Chung, et al.
Published: (2023)

Decomposing Large-Scale Ising Problems on FPGAs: A Hybrid Hardware Approach
by: Yin, Ruihong, et al.
Published: (2026)

Hardware-Algorithm Co-Design for Hyperdimensional Computing Based on Memristive System-on-Chip
by: Huang, Yi, et al.
Published: (2025)

Performance of QUBO-Formulated MIMO Detection Under Hardware Precision Constraints
by: Hashemi, Seyedkhashayar, et al.
Published: (2026)

Fusion Intelligence: Confluence of Natural and Artificial Intelligence for Enhanced Problem-Solving Efficiency
by: Kalavakonda, Rohan Reddy, et al.
Published: (2024)

Light-Bound Transformers: Hardware-Anchored Robustness for Silicon-Photonic Computer Vision Systems
by: Chen, Xuming, et al.
Published: (2026)

Hardware architecture and routing-aware training for optimal memory usage: a case study
by: Weber, Jimmy, et al.
Published: (2024)

Hardware Implementation of Ring Oscillator Networks Coupled by BEOL Integrated ReRAM for Associative Memory Tasks
by: Choi, Wooseok, et al.
Published: (2025)

Configuring Safe Spiking Neural Controllers for Cyber-Physical Systems through Formal Verification
by: Gupta, Arkaprava, et al.
Published: (2024)

Statistical QoS Provisioning for Underwater Magnetic Induction Communication
by: Li, Zhichao, et al.
Published: (2025)

SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips
by: Song, Changxu, et al.
Published: (2025)

Late Breaking Results: Hardware-Efficient Quantum Reservoir Computing via Quantized Readout
by: Pathak, Param, et al.
Published: (2026)

CIPHR: Cryptography Inspired IP Protection through Fine-Grain Hardware Redaction
by: Dasgupta, Aritra, et al.
Published: (2026)

Early-Stage Cancer Biomarker Detection via Intravascular Nanomachines: Modeling and Analysis
by: Rezagholi, Abdollah, et al.
Published: (2026)

Scalable Connectivity for Ising Machines: Dense to Sparse
by: Sajeeb, M Mahmudul Hasan, et al.
Published: (2025)

HERP: Hardware for Energy Efficient and Realtime DB Search and Cluster Expansion in Proteomics
by: Nayan, Md Mizanur Rahaman, et al.
Published: (2025)

ThreatLens: LLM-guided Threat Modeling and Test Plan Generation for Hardware Security Verification
by: Saha, Dipayan, et al.
Published: (2025)

Segmented Exponent Alignment and Dynamic Wordline Activation for Floating-Point Analog CIM Macros
by: Yang, Weiping, et al.
Published: (2025)

Fault-Free Analog Computing with Imperfect Hardware
by: Xu, Zhicheng, et al.
Published: (2025)

Nanosatellite Constellation and Ground Station Co-design for Low-Latency Critical Event Detection
by: Cheng, Zhuo, et al.
Published: (2025)

Hybrid Temporal Computing for Lower Power Hardware Accelerators
by: Tasnim, Maliha, et al.
Published: (2024)

Driving Digital Transformation in Quick Service Laboratory Supply Chains Through Statistical Anomaly Detection
by: Saeed Alzahrani, et al.
Published: (2025)

Leveraging 3D Technologies for Hardware Security: Opportunities and Challenges
by: Gu, Peng, et al.
Published: (2025)

Reconfigurable Intelligent Surfaces for THz: Hardware Impairments and Switching Technologies
by: Matos, Sérgio, et al.
Published: (2024)

GRADE: Grover-based Benchmarking Toolkit for Assessing Quantum Hardware
by: Manor, Shay, et al.
Published: (2025)

Graph-Based Pulse Representation for Diverse Quantum Control Hardware
by: Dalvi, Aniket S., et al.
Published: (2024)

Hardware-Accelerated Line-Rate Bitstream Screening for Secure FPGA Reconfiguration
by: Stahle-Smith, Rye, et al.
Published: (2026)

Report for NSF Workshop on Algorithm-Hardware Co-design for Medical Applications
by: Zhou, Peipei, et al.
Published: (2026)

Incorporating Ephemeral Traffic Waves in A Data-Driven Framework for Microsimulation in CARLA
by: Richardson, Alex, et al.
Published: (2025)

Reservoir Computing-Based Detection for Molecular Communications
by: Bilge, Abdulkadir, et al.
Published: (2025)

Robust Reasoning and Learning with Brain-Inspired Representations under Hardware-Induced Nonlinearities
by: Chung, William Youngwoo, et al.
Published: (2026)

qSAT: Design of an Efficient Quantum Satisfiability Solver for Hardware Equivalence Checking
by: Kole, Abhoy, et al.
Published: (2024)