Imagen de Portada

'1'-bit Count-based Sorting Unit to Reduce Link Power in DNN Accelerators

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Han, Ruichi, Chen, Yizhi, Lei, Tong, Gonzalez, Jordi Altayo, Hemani, Ahmed
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture Artificial Intelligence Machine Learning
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

CIS: Composable Instruction Set for Data Streaming Applications
por: Yang, Yu, et al.
Publicado: (2024)

Late Breaking Results: Quamba-SE: Soft-edge Quantizer for Activations in State Space Models
por: Chen, Yizhi, et al.
Publicado: (2026)

GAVINA: flexible aggressive undervolting for bit-serial mixed-precision DNN acceleration
por: Fornt, Jordi, et al.
Publicado: (2025)

Bit Transition Reduction by Data Transmission Ordering in NoC-based DNN Accelerator
por: Chen, Yizhi, et al.
Publicado: (2025)

Travel Time Based Task Mapping for NoC-Based DNN Accelerator
por: Chen, Yizhi, et al.
Publicado: (2024)

SALSA: Simulated Annealing based Loop-Ordering Scheduler for DNN Accelerators
por: Jung, Victor J. B., et al.
Publicado: (2023)

Instruction-Based Coordination of Heterogeneous Processing Units for Acceleration of DNN Inference
por: Petropoulos, Anastasios, et al.
Publicado: (2025)

Addressing memory bandwidth scalability in vector processors for streaming applications
por: Altayo, Jordi, et al.
Publicado: (2025)

Carbon-Efficient 3D DNN Acceleration: Optimizing Performance and Sustainability
por: Panteleaki, Aikaterini Maria, et al.
Publicado: (2025)

TSB: Tiny Shared Block for Efficient DNN Deployment on NVCIM Accelerators
por: Qin, Yifan, et al.
Publicado: (2024)

PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators
por: Sun, Xiaotian, et al.
Publicado: (2024)

bitSMM: A bit-Serial Matrix Multiplication Accelerator
por: Antunes, Pedro, et al.
Publicado: (2026)

DORA: Dataflow-Instruction Orchestration Architecture for DNN Acceleration
por: Chen, Xingzhen, et al.
Publicado: (2026)

Panacea: Novel DNN Accelerator using Accuracy-Preserving Asymmetric Quantization and Energy-Saving Bit-Slice Sparsity
por: Kam, Dongyun, et al.
Publicado: (2024)

Mirage: An RNS-Based Photonic Accelerator for DNN Training
por: Demirkiran, Cansu, et al.
Publicado: (2023)

RISC-V R-Extension: Advancing Efficiency with Rented-Pipeline for Edge DNN Processing
por: Kim, Won Hyeok, et al.
Publicado: (2024)

J3DAI: A tiny DNN-Based Edge AI Accelerator for 3D-Stacked CMOS Image Sensor
por: Tain, Benoit, et al.
Publicado: (2025)

Be CIM or Be Memory: A Dual-mode-aware DNN Compiler for CIM Accelerators
por: Zhao, Shixin, et al.
Publicado: (2025)

FADiff: Fusion-Aware Differentiable Optimization for DNN Scheduling on Tensor Accelerators
por: Jia, Shuao, et al.
Publicado: (2025)

FILCO: Flexible Composing Architecture with Real-Time Reconfigurability for DNN Acceleration
por: Chen, Xingzhen, et al.
Publicado: (2026)

ADS-IMC: Accelerating Data Sorting with In-Memory Computation
por: Dhakad, Narendra Singh, et al.
Publicado: (2026)

GRAU: Generic Reconfigurable Activation Unit Design for Neural Network Hardware Accelerators
por: Liu, Yuhao, et al.
Publicado: (2026)

Multi-Objective Hardware-Mapping Co-Optimisation for Multi-DNN Workloads on Chiplet-based Accelerators
por: Das, Abhijit, et al.
Publicado: (2022)

Exploration of Unary Arithmetic-Based Matrix Multiply Units for Low Precision DL Accelerators
por: Vellaisamy, Prabhu, et al.
Publicado: (2026)

Voyager: An End-to-End Framework for Design-Space Exploration and Generation of DNN Accelerators
por: Prabhu, Kartik, et al.
Publicado: (2025)

PIM-LLM: A High-Throughput Hybrid PIM Architecture for 1-bit LLMs
por: Malekar, Jinendra, et al.
Publicado: (2025)

AdAM: Adaptive Fault-Tolerant Approximate Multiplier for Edge DNN Accelerators
por: Taheri, Mahdi, et al.
Publicado: (2024)

SAFFIRA: a Framework for Assessing the Reliability of Systolic-Array-Based DNN Accelerators
por: Taheri, Mahdi, et al.
Publicado: (2024)

SeDA: Secure and Efficient DNN Accelerators with Hardware/Software Synergy
por: Xuan, Wei, et al.
Publicado: (2025)

Energy-Aware Heterogeneous Federated Learning via Approximate DNN Accelerators
por: Pfeiffer, Kilian, et al.
Publicado: (2024)

Hardware Generation and Exploration of Lookup Table-Based Accelerators for 1.58-bit LLM Inference
por: Geens, Robin, et al.
Publicado: (2026)

SimulatorCoder: DNN Accelerator Simulator Code Generation and Optimization via Large Language Models
por: Xia, Yuhuan, et al.
Publicado: (2026)

PowerFlow-DNN: Compiler-Directed Fine-Grained Power Orchestration for End-to-End Edge AI Inference
por: Chen, Paul, et al.
Publicado: (2026)

Lookup Table-based Multiplication-free All-digital DNN Accelerator Featuring Self-Synchronous Pipeline Accumulation
por: Tagata, Hiroto, et al.
Publicado: (2025)

NeFT: Negative Feedback Training to Improve Robustness of Compute-In-Memory DNN Accelerators
por: Qin, Yifan, et al.
Publicado: (2023)

PQA: Exploring the Potential of Product Quantization in DNN Hardware Acceleration
por: AbouElhamayed, Ahmed F., et al.
Publicado: (2023)

Late Breaking Results: Leveraging Approximate Computing for Carbon-Aware DNN Accelerators
por: Panteleaki, Aikaterini Maria, et al.
Publicado: (2025)

Facial Expression Recognition System Using DNN Accelerator with Multi-threading on FPGA
por: Ando, Takuto, et al.
Publicado: (2025)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
por: Wang, Zhao, et al.
Publicado: (2021)

StoX-Net: Stochastic Processing of Partial Sums for Efficient In-Memory Computing DNN Accelerators
por: Rogers, Ethan G, et al.
Publicado: (2024)