:: Library Catalog

Imagen de Portada

Guardado en:

Detalles Bibliográficos
Autores principales:	Chen, Deming, Ganesh, Vijay, Li, Weikai, Lin, Yingyan Celine, Liu, Yong, Mitra, Subhasish, Pan, David Z., Puri, Ruchir, Cong, Jason, Sun, Yizhou
Formato:	Preprint
Publicado:	2026
Materias:	Machine Learning Artificial Intelligence Hardware Architecture
Acceso en línea:	https://arxiv.org/abs/2601.14541
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

AI+HW 2035: Shaping the Next Decade
por: Chen, Deming, et al.
Publicado: (2026)

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
por: Yu, Zhongzhi, et al.
Publicado: (2025)

Iceberg: Enhancing HLS Modeling with Synthetic Data
por: Ding, Zijian, et al.
Publicado: (2025)

GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Models
por: Fu, Yonggan, et al.
Publicado: (2023)

Cross-Modality Program Representation Learning for Electronic Design Automation with High-Level Synthesis
por: Qin, Zongyue, et al.
Publicado: (2024)

Agent Factories for High Level Synthesis: How Far Can General-Purpose Coding Agents Go in Hardware Optimization?
por: Bhandwaldar, Abhishek, et al.
Publicado: (2026)

Efficient Task Transfer for HLS DSE
por: Ding, Zijian, et al.
Publicado: (2024)

Learning to Compare Hardware Designs for High-Level Synthesis
por: Bai, Yunsheng, et al.
Publicado: (2024)

RT-NeRF: Real-Time On-Device Neural Radiance Fields Towards Immersive AR/VR Rendering
por: Li, Chaojian, et al.
Publicado: (2022)

GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design
por: You, Haoran, et al.
Publicado: (2021)

Hierarchical Mixture of Experts: Generalizable Learning for High-Level Synthesis
por: Li, Weikai, et al.
Publicado: (2024)

FIFOAdvisor: A DSE Framework for Automated FIFO Sizing of High-Level Synthesis Designs
por: Abi-Karam, Stefan, et al.
Publicado: (2025)

StreamTensor: Make Tensors Stream in Dataflow Accelerators for LLMs
por: Ye, Hanchen, et al.
Publicado: (2025)

RealProbe: An Automated and Lightweight Performance Profiler for In-FPGA Execution of High-Level Synthesis Designs
por: Kim, Jiho, et al.
Publicado: (2025)

GauRast: Enhancing GPU Triangle Rasterizers to Accelerate 3D Gaussian Splatting
por: Li, Sixu, et al.
Publicado: (2025)

The Future of Memory: Limits and Opportunities
por: Dayo, Samuel, et al.
Publicado: (2025)

LIMCA: LLM for Automating Analog In-Memory Computing Architecture Design Exploration
por: Vungarala, Deepak, et al.
Publicado: (2025)

Shift-Left Techniques in Electronic Design Automation: A Survey
por: Wu, Xinyue, et al.
Publicado: (2025)

Automated Physical Design Watermarking Leveraging Graph Neural Networks
por: Zhang, Ruisi, et al.
Publicado: (2024)

ITHICA: Intra-Thread Instruction Checking Approach for Defect-Induced Silent Data Corruptions
por: Vavelidou, Ioanna, et al.
Publicado: (2026)

Omni 3D: BEOL-Compatible 3D Logic with Omnipresent Power, Signal, and Clock
por: Choi, Suhyeong, et al.
Publicado: (2024)

Instant-3D: Instant Neural Radiance Field Training Towards On-Device AR/VR 3D Reconstruction
por: Li, Sixu, et al.
Publicado: (2023)

Stream-HLS: Towards Automatic Dataflow Acceleration
por: Basalama, Suhail, et al.
Publicado: (2025)

FlexLLM: Composable HLS Library for Flexible Hybrid LLM Accelerator Design
por: Zhang, Jiahao, et al.
Publicado: (2026)

Next-generation Probabilistic Computing Hardware with 3D MOSAICs, Illusion Scale-up, and Co-design
por: Srimani, Tathagata, et al.
Publicado: (2024)

3D-Carbon: An Analytical Carbon Modeling Tool for 3D and 2.5D Integrated Circuits
por: Zhao, Yujie, et al.
Publicado: (2023)

A Survey on Graph Neural Network Acceleration: Algorithms, Systems, and Customized Hardware
por: Zhang, Shichang, et al.
Publicado: (2023)

Gen-NeRF: Efficient and Generalizable Neural Radiance Fields via Algorithm-Hardware Co-Design
por: Fu, Yonggan, et al.
Publicado: (2023)

2-in-1 Accelerator: Enabling Random Precision Switch for Winning Both Adversarial Robustness and Efficiency
por: Fu, Yonggan, et al.
Publicado: (2021)

MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
por: Zhang, Yongan, et al.
Publicado: (2024)

i-FlatCam: A 253 FPS, 91.49 $μ$J/Frame Ultra-Compact Intelligent Lensless Camera for Real-Time and Efficient Eye Tracking in VR/AR
por: Zhao, Yang, et al.
Publicado: (2022)

Automatic Hardware Pragma Insertion in High-Level Synthesis: A Non-Linear Programming Approach
por: Pouget, Stéphane, et al.
Publicado: (2024)

UniCAIM: A Unified CAM/CIM Architecture with Static-Dynamic KV Cache Pruning for Efficient Long-Context LLM Inference
por: Xu, Weikai, et al.
Publicado: (2025)

Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors
por: Dupuis, Nicolas, et al.
Publicado: (2025)

Demystifying FPGA Hard NoC Performance
por: Liu, Sihao, et al.
Publicado: (2025)

AnalogMaster: Large Language Model-based Automated Analog IC Design Framework from Image to Layout
por: Qin, Xian Rong, et al.
Publicado: (2026)

InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs
por: He, Zifan, et al.
Publicado: (2025)

Holistic Optimization Framework for FPGA Accelerators
por: Pouget, Stéphane, et al.
Publicado: (2025)

Reconfigurable Stream Network Architecture
por: Wang, Chengyue, et al.
Publicado: (2024)

Uni-Render: A Unified Accelerator for Real-Time Rendering Across Diverse Neural Renderers
por: Li, Chaojian, et al.
Publicado: (2025)