:: Library Catalog

Copertina

Salvato in:

Dettagli Bibliografici
Autori principali:	Chen, Deming, Ganesh, Vijay, Li, Weikai, Lin, Yingyan Celine, Liu, Yong, Mitra, Subhasish, Pan, David Z., Puri, Ruchir, Cong, Jason, Sun, Yizhou
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Machine Learning Artificial Intelligence Hardware Architecture
Accesso online:	https://arxiv.org/abs/2601.14541
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

AI+HW 2035: Shaping the Next Decade
di: Chen, Deming, et al.
Pubblicazione: (2026)

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
di: Yu, Zhongzhi, et al.
Pubblicazione: (2025)

Iceberg: Enhancing HLS Modeling with Synthetic Data
di: Ding, Zijian, et al.
Pubblicazione: (2025)

GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Models
di: Fu, Yonggan, et al.
Pubblicazione: (2023)

Cross-Modality Program Representation Learning for Electronic Design Automation with High-Level Synthesis
di: Qin, Zongyue, et al.
Pubblicazione: (2024)

Agent Factories for High Level Synthesis: How Far Can General-Purpose Coding Agents Go in Hardware Optimization?
di: Bhandwaldar, Abhishek, et al.
Pubblicazione: (2026)

Efficient Task Transfer for HLS DSE
di: Ding, Zijian, et al.
Pubblicazione: (2024)

Learning to Compare Hardware Designs for High-Level Synthesis
di: Bai, Yunsheng, et al.
Pubblicazione: (2024)

RT-NeRF: Real-Time On-Device Neural Radiance Fields Towards Immersive AR/VR Rendering
di: Li, Chaojian, et al.
Pubblicazione: (2022)

GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design
di: You, Haoran, et al.
Pubblicazione: (2021)

Hierarchical Mixture of Experts: Generalizable Learning for High-Level Synthesis
di: Li, Weikai, et al.
Pubblicazione: (2024)

FIFOAdvisor: A DSE Framework for Automated FIFO Sizing of High-Level Synthesis Designs
di: Abi-Karam, Stefan, et al.
Pubblicazione: (2025)

StreamTensor: Make Tensors Stream in Dataflow Accelerators for LLMs
di: Ye, Hanchen, et al.
Pubblicazione: (2025)

RealProbe: An Automated and Lightweight Performance Profiler for In-FPGA Execution of High-Level Synthesis Designs
di: Kim, Jiho, et al.
Pubblicazione: (2025)

GauRast: Enhancing GPU Triangle Rasterizers to Accelerate 3D Gaussian Splatting
di: Li, Sixu, et al.
Pubblicazione: (2025)

The Future of Memory: Limits and Opportunities
di: Dayo, Samuel, et al.
Pubblicazione: (2025)

LIMCA: LLM for Automating Analog In-Memory Computing Architecture Design Exploration
di: Vungarala, Deepak, et al.
Pubblicazione: (2025)

Shift-Left Techniques in Electronic Design Automation: A Survey
di: Wu, Xinyue, et al.
Pubblicazione: (2025)

Automated Physical Design Watermarking Leveraging Graph Neural Networks
di: Zhang, Ruisi, et al.
Pubblicazione: (2024)

ITHICA: Intra-Thread Instruction Checking Approach for Defect-Induced Silent Data Corruptions
di: Vavelidou, Ioanna, et al.
Pubblicazione: (2026)

Omni 3D: BEOL-Compatible 3D Logic with Omnipresent Power, Signal, and Clock
di: Choi, Suhyeong, et al.
Pubblicazione: (2024)

Instant-3D: Instant Neural Radiance Field Training Towards On-Device AR/VR 3D Reconstruction
di: Li, Sixu, et al.
Pubblicazione: (2023)

Stream-HLS: Towards Automatic Dataflow Acceleration
di: Basalama, Suhail, et al.
Pubblicazione: (2025)

FlexLLM: Composable HLS Library for Flexible Hybrid LLM Accelerator Design
di: Zhang, Jiahao, et al.
Pubblicazione: (2026)

Next-generation Probabilistic Computing Hardware with 3D MOSAICs, Illusion Scale-up, and Co-design
di: Srimani, Tathagata, et al.
Pubblicazione: (2024)

3D-Carbon: An Analytical Carbon Modeling Tool for 3D and 2.5D Integrated Circuits
di: Zhao, Yujie, et al.
Pubblicazione: (2023)

A Survey on Graph Neural Network Acceleration: Algorithms, Systems, and Customized Hardware
di: Zhang, Shichang, et al.
Pubblicazione: (2023)

Gen-NeRF: Efficient and Generalizable Neural Radiance Fields via Algorithm-Hardware Co-Design
di: Fu, Yonggan, et al.
Pubblicazione: (2023)

2-in-1 Accelerator: Enabling Random Precision Switch for Winning Both Adversarial Robustness and Efficiency
di: Fu, Yonggan, et al.
Pubblicazione: (2021)

MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
di: Zhang, Yongan, et al.
Pubblicazione: (2024)

i-FlatCam: A 253 FPS, 91.49 $μ$J/Frame Ultra-Compact Intelligent Lensless Camera for Real-Time and Efficient Eye Tracking in VR/AR
di: Zhao, Yang, et al.
Pubblicazione: (2022)

Automatic Hardware Pragma Insertion in High-Level Synthesis: A Non-Linear Programming Approach
di: Pouget, Stéphane, et al.
Pubblicazione: (2024)

UniCAIM: A Unified CAM/CIM Architecture with Static-Dynamic KV Cache Pruning for Efficient Long-Context LLM Inference
di: Xu, Weikai, et al.
Pubblicazione: (2025)

Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors
di: Dupuis, Nicolas, et al.
Pubblicazione: (2025)

Demystifying FPGA Hard NoC Performance
di: Liu, Sihao, et al.
Pubblicazione: (2025)

AnalogMaster: Large Language Model-based Automated Analog IC Design Framework from Image to Layout
di: Qin, Xian Rong, et al.
Pubblicazione: (2026)

InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs
di: He, Zifan, et al.
Pubblicazione: (2025)

Holistic Optimization Framework for FPGA Accelerators
di: Pouget, Stéphane, et al.
Pubblicazione: (2025)

Reconfigurable Stream Network Architecture
di: Wang, Chengyue, et al.
Pubblicazione: (2024)

Uni-Render: A Unified Accelerator for Real-Time Rendering Across Diverse Neural Renderers
di: Li, Chaojian, et al.
Pubblicazione: (2025)