Saved in:
| Main Authors: | , , , |
|---|---|
| Format: | Preprint |
| Published: |
2026
|
| Subjects: | |
| Online Access: | https://arxiv.org/abs/2601.14613 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1866917256516075520 |
|---|---|
| author | Zhang, Tingwei Liu, Jiahui Allstot, David Liu, Huaping |
| author_facet | Zhang, Tingwei Liu, Jiahui Allstot, David Liu, Huaping |
| contents | Crossbar architectures have long been seen as a promising foundation for in-memory computing, using memristor arrays for high-density, energy-efficient analog computation. However, this conventional architecture suffers from a fundamental limitation: the inability to perform parallel write operations due to the sneak path problem. This arises from the structural overlap of read and write paths, forcing sequential or semi-parallel updates and severely limiting scalability. To address this, we introduce a new memristor design that decouples read and write operations at the device level. This design enables orthogonal conductive paths, and employs a reversible ion doping mechanism, inspired by lithium-ion battery principles, to modulate resistance states independently of computation. Fabricated devices exhibit near-ideal memristive characteristics and stable performance under isolated read/write conditions. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2601_14613 |
| institution | arXiv |
| publishDate | 2026 |
| record_format | arxiv |
| spellingShingle | An Ion-Intercalation Memristor for Enabling Full Parallel Writing in Crossbar Networks Zhang, Tingwei Liu, Jiahui Allstot, David Liu, Huaping Systems and Control Crossbar architectures have long been seen as a promising foundation for in-memory computing, using memristor arrays for high-density, energy-efficient analog computation. However, this conventional architecture suffers from a fundamental limitation: the inability to perform parallel write operations due to the sneak path problem. This arises from the structural overlap of read and write paths, forcing sequential or semi-parallel updates and severely limiting scalability. To address this, we introduce a new memristor design that decouples read and write operations at the device level. This design enables orthogonal conductive paths, and employs a reversible ion doping mechanism, inspired by lithium-ion battery principles, to modulate resistance states independently of computation. Fabricated devices exhibit near-ideal memristive characteristics and stable performance under isolated read/write conditions. |
| title | An Ion-Intercalation Memristor for Enabling Full Parallel Writing in Crossbar Networks |
| topic | Systems and Control |
| url | https://arxiv.org/abs/2601.14613 |