Image de couverture de livre

Pipeline Automation Framework for Reusable High-throughput Network Applications on FPGA

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Bruant, Jean, Horrein, Pierre-Henri, Muller, Olivier, Pétrot, Frédéric
Format:	Preprint
Publié:	2026
Sujets:	Hardware Architecture B.5.2
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

A Multi-Agent Generative AI Framework for IC Module-Level Verification Automation
par: Liu, Wenbo, et autres
Publié: (2025)

FPGA-Accelerated RISC-V ISA Extensions for Efficient Neural Network Inference on Edge Devices
par: Parameshwara, Arya, et autres
Publié: (2025)

Clover: A Neural-Symbolic Agentic Harness with Stochastic Tree-of-Thoughts for Verified RTL Repair
par: Luo, Zizhang, et autres
Publié: (2026)

Anvil: A General-Purpose Timing-Safe Hardware Description Language
par: Yu, Jason Zhijingcheng, et autres
Publié: (2025)

VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs
par: Islam, Sazzadul, et autres
Publié: (2026)

A survey on FPGA-based accelerator for ML models
par: Yan, Feng, et autres
Publié: (2024)

Design and Implementation of a RISC-V SoC with Custom DSP Accelerators for Edge Computing
par: Yadav, Priyanshu
Publié: (2025)

MaskClip: Detachable Clip-on Piezoelectric Sensing of Mask Surface Vibrations for Real-time Noise-Robust Speech Input
par: Hiraki, Hirotaka, et autres
Publié: (2025)

R3A: Reliable RTL Repair Framework with Multi-Agent Fault Localization and Stochastic Tree-of-Thoughts Patch Generation
par: Luo, Zizhang, et autres
Publié: (2025)

Hourglass Sorting: A novel parallel sorting algorithm and its implementation
par: Bascones, Daniel, et autres
Publié: (2025)

Sequence-Based Incremental Concolic Testing of RTL Models
par: Witharana, Hasini, et autres
Publié: (2023)

RISCBench: Benchmarking RISC-V Orchestration Efficiency in FPGA and FPGA-Like Computing Engines
par: Ojika, Dave, et autres
Publié: (2025)

SPAC: Automating FPGA-based Network Switches with Protocol Adaptive Customization
par: Li, Guoyu, et autres
Publié: (2026)

Energy-Efficient FPGA Framework for Non-Quantized Convolutional Neural Networks
par: Athanasiadis, Angelos, et autres
Publié: (2025)

RealProbe: An Automated and Lightweight Performance Profiler for In-FPGA Execution of High-Level Synthesis Designs
par: Kim, Jiho, et autres
Publié: (2025)

Holistic Optimization Framework for FPGA Accelerators
par: Pouget, Stéphane, et autres
Publié: (2025)

On Approximate 8-bit Floating-Point Operations Using Integer Operations
par: Lindberg, Theodor, et autres
Publié: (2024)

Synthesis-in-the-Loop Evaluation of LLMs for RTL Generation: Quality, Reliability, and Failure Modes
par: Fu, Weimin, et autres
Publié: (2026)

Towards Automated Verification of Logarithmic Arithmetic
par: Arnold, Mark G., et autres
Publié: (2024)

Finite-Time Lyapunov Exponent Calculation on FPGA using High-Level Synthesis Tools
par: de Castro, Manuel, et autres
Publié: (2024)

PEFSL: A deployment Pipeline for Embedded Few-Shot Learning on a FPGA SoC
par: Ribeiro, Lucas Grativol, et autres
Publié: (2024)

A flexible framework for early power and timing comparison of time-multiplexed CGRA kernel executions
par: Aspros, Maxime Henri, et autres
Publié: (2025)

A Reconfigurable Framework for AI-FPGA Agent Integration and Acceleration
par: Yunusoglu, Aybars, et autres
Publié: (2026)

Blink: Fast Automated Design of Run-Time Power Monitors on FPGA-Based Computing Platforms
par: Galimberti, Andrea, et autres
Publié: (2024)

TerEffic: Highly Efficient Ternary LLM Inference on FPGA
par: Yin, Chenyang, et autres
Publié: (2025)

Binary Neural Network Implementation for Handwritten Digit Recognition on FPGA
par: Ertörer, Emir Devlet, et autres
Publié: (2025)

A High-Throughput FPGA Accelerator for Lightweight CNNs With Balanced Dataflow
par: Zhao, Zhiyuan, et autres
Publié: (2024)

High-Resolution, Multi-Channel FPGA-Based Time-to-Digital Converter
par: Jakli, Balazs, et autres
Publié: (2024)

FERIVer: An FPGA-assisted Emulated Framework for RTL Verification of RISC-V Processors
par: Qin, Kun, et autres
Publié: (2025)

Swift: A Multi-FPGA Framework for Scaling Up Accelerated Graph Analytics
par: Jaiyeoba, Oluwole, et autres
Publié: (2024)

FPGA-Based Multiplier with a New Approximate Full Adder for Error-Resilient Applications
par: Ranjbar, Ali, et autres
Publié: (2025)

FPGA & VPU Co-Processing in Space Applications: Development and Testing with DSP/AI Benchmarks
par: Leon, Vasileios, et autres
Publié: (2025)

Towards Employing FPGA and ASIP Acceleration to Enable Onboard AI/ML in Space Applications
par: Leon, Vasileios, et autres
Publié: (2025)

Static Communication Analysis for Hardware Design
par: Rosendahl, Mads, et autres
Publié: (2025)

Accelerating OTA Circuit Design: Transistor Sizing Based on a Transformer Model and Precomputed Lookup Tables
par: Ghosh, Subhadip, et autres
Publié: (2025)

SpChar: Characterizing the Sparse Puzzle via Decision Trees
par: Sgherzi, Francesco, et autres
Publié: (2023)

FPGA-Based Neural Network Accelerators for Space Applications: A Survey
par: Antunes, Pedro, et autres
Publié: (2025)

LaZagna: An Open-Source Framework for Flexible 3D FPGA Architectural Exploration
par: Youssef, Ismael, et autres
Publié: (2025)

AXON: An Automated Netlist Optimization Framework for High-Speed Adders
par: Yang, Tiantian, et autres
Publié: (2026)

A System Development Kit for Big Data Applications on FPGA-based Clusters: The EVEREST Approach
par: Pilato, Christian, et autres
Publié: (2024)