:: Library Catalog

Imagen de Portada

Guardado en:

Detalles Bibliográficos
Autores principales:	Anthimopoulos, Theologos, Kokhazadeh, Milad, Kelefouras, Vasilios, Himpel, Benjamin, Keramidas, Georgios
Formato:	Preprint
Publicado:	2026
Materias:	Machine Learning Artificial Intelligence Hardware Architecture Mathematical Software 15A69, 68T07 C.3; G.1.3; D.3.4
Acceso en línea:	https://arxiv.org/abs/2602.01996
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators
por: Qu, Songyun, et al.
Publicado: (2024)

A Compilation Framework for Quantum Circuits with Mid-Circuit Measurement Error Awareness
por: Zhong, Ming, et al.
Publicado: (2025)

Optimization of 32-bit Unsigned Division by Constants on 64-bit Targets
por: Mitsunari, Shigeo, et al.
Publicado: (2026)

Weight Block Sparsity: Training, Compilation, and AI Engine Accelerators
por: D'Alberto, Paolo, et al.
Publicado: (2024)

Ember: A Compiler for Efficient Embedding Operations on Decoupled Access-Execute Architectures
por: Siracusa, Marco, et al.
Publicado: (2025)

Kernel Looping: Eliminating Synchronization Boundaries for Peak Inference Performance
por: Koeplinger, David, et al.
Publicado: (2024)

Inside VOLT: Designing an Open-Source GPU Compiler
por: Jeong, Shinnung, et al.
Publicado: (2025)

Deep Recommender Models Inference: Automatic Asymmetric Data Flow Optimization
por: Ruggeri, Giuseppe, et al.
Publicado: (2025)

Vectorization of Verilog Designs and its Effects on Verification and Synthesis
por: Guimarães, Maria Fernanda Oliveira, et al.
Publicado: (2026)

Noncontact Multi-Point Vital Sign Monitoring with mmWave MIMO Radar
por: Ren, Wei, et al.
Publicado: (2024)

OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
por: Lebold, Denis, et al.
Publicado: (2026)

HERMES: High-Performance RISC-V Memory Hierarchy for ML Workloads
por: Suryadevara, Pranav
Publicado: (2025)

RowHammer Vulnerability Counter (RVC): Redefining RowHammer Detection with Victim-Centric Tracking
por: Jain, Lavi, et al.
Publicado: (2026)

FPGA-Accelerated Lock Management and Transaction Processing: Architecture, Optimization, and Design Space Exploration
por: Zhu, Shien, et al.
Publicado: (2026)

AES-RV: Hardware-Efficient RISC-V Accelerator with Low-Latency AES Instruction Extension for IoT Security
por: Nguyen, Van Tinh, et al.
Publicado: (2025)

Pandora's Box in Your SSD: The Untold Dangers of NVMe
por: Wertenbroek, Rick, et al.
Publicado: (2024)

Bottom-Up Generation of Verilog Designs for Testing EDA Tools
por: Vieira, João Victor Amorim, et al.
Publicado: (2025)

CLIPGen: A Chiplet Link IP Modeling and Generation Framework for 2.5D Architecture Exploration
por: Zhu, Zhengping, et al.
Publicado: (2026)

FREESS: An Educational Simulator of a RISC-V-Inspired Superscalar Processor Based on Tomasulo's Algorithm
por: Giorgi, Roberto
Publicado: (2025)

Toward a Universal GPU Instruction Set Architecture: A Cross-Vendor Analysis of Hardware-Invariant Computational Primitives in Parallel Processors
por: Abraham, Ojima, et al.
Publicado: (2026)

A Parameterizable Convolution Accelerator for Embedded Deep Learning Applications
por: Mousouliotis, Panagiotis, et al.
Publicado: (2026)

FPGA-Accelerated RISC-V ISA Extensions for Efficient Neural Network Inference on Edge Devices
por: Parameshwara, Arya, et al.
Publicado: (2025)

MEDEA: A Design-Time Multi-Objective Manager for Energy-Efficient DNN Inference on Heterogeneous Ultra-Low Power Platforms
por: Taji, Hossein, et al.
Publicado: (2025)

AXI4MLIR: User-Driven Automatic Host Code Generation for Custom AXI-Based Accelerators
por: Agostini, Nicolas Bohm, et al.
Publicado: (2023)

A Scalable Architecture for Efficient Multi-bit Fully Homomorphic Encryption
por: Ma, Jiaao, et al.
Publicado: (2025)

SynapticCore-X: A Modular Neural Processing Architecture for Low-Cost FPGA Acceleration
por: Parameshwara, Arya
Publicado: (2025)

RISCBench: Benchmarking RISC-V Orchestration Efficiency in FPGA and FPGA-Like Computing Engines
por: Ojika, Dave, et al.
Publicado: (2025)

Hardware-Aware Neural Network Compilation with Learned Optimization: A RISC-V Accelerator Approach
por: Ganti, Ravindra, et al.
Publicado: (2025)

Fast and Practical Strassen's Matrix Multiplication using FPGAs
por: Ahmad, Afzal, et al.
Publicado: (2024)

Veryl: A New Hardware Description Language as an Altarnative to SystemVerilog
por: Hatta, Naoya, et al.
Publicado: (2024)

Sequence-Based Incremental Concolic Testing of RTL Models
por: Witharana, Hasini, et al.
Publicado: (2023)

Non-interfering On-line and In-field SoC Testing
por: Strauch, Tobias
Publicado: (2024)

Make LLM Inference Affordable to Everyone: Augmenting GPU Memory with NDP-DIMM
por: Liu, Lian, et al.
Publicado: (2025)

Enabling full-speed random access to the entire memory on the A100 GPU
por: Walker, Alden
Publicado: (2024)

Stream: Design Space Exploration of Layer-Fused DNNs on Heterogeneous Dataflow Accelerators
por: Symons, Arne, et al.
Publicado: (2022)

ALL-MASK: A Reconfigurable Logic Locking Method for Multicore Architecture with Sequential-Instruction-Oriented Key
por: Wang, Jianfeng, et al.
Publicado: (2022)

Optimizing Foundation Model Inference on a Many-tiny-core Open-source RISC-V Platform
por: Potocnik, Viviane, et al.
Publicado: (2024)

A Customized Memory-aware Architecture for Biological Sequence Alignment
por: Akbari, Nasrin, et al.
Publicado: (2025)

Integrating SystemC-AMS Power Modeling with a RISC-V ISS for Virtual Prototyping of Battery-operated Embedded Devices
por: Hamdi, Mohamed Amine, et al.
Publicado: (2024)

Architectural Isolation as a Timing Safety Primitive for Edge AI Medical Devices: Controlled Experimental Evidence on a Shared-Silicon Platform
por: Swami, Akul Mallayya
Publicado: (2026)