Image de couverture de livre

CHAOS: Controlled Hardware fAult injectOr System for gem5

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Vinciguerra, Elio, Russo, Enrico, Ascia, Giuseppe, Palesi, Maurizio
Format:	Preprint
Publié:	2026
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Multi-Objective Hardware-Mapping Co-Optimisation for Multi-DNN Workloads on Chiplet-based Accelerators
par: Das, Abhijit, et autres
Publié: (2022)

Deep Reinforcement Learning based Online Scheduling Policy for Deep Neural Network Multi-Tenant Multi-Accelerator Systems
par: Blanco, Francesco G., et autres
Publié: (2024)

Towards Fair and Firm Real-Time Scheduling in DNN Multi-Tenant Multi-Accelerator Systems via Reinforcement Learning
par: Russo, Enrico, et autres
Publié: (2024)

A Data-Driven Approach to Dataflow-Aware Online Scheduling for Graph Neural Network Inference
par: Puigdemont, Pol, et autres
Publié: (2024)

Adding MFMA Support to gem5
par: Kurzynski, Marco, et autres
Publié: (2025)

A Survey on Design Methodologies for Accelerating Deep Learning on Heterogeneous Architectures
par: Curzel, Serena, et autres
Publié: (2023)

Toward Reproducible and Standardized Computer Architecture Simulation with gem5
par: Pai, Kunal, et autres
Publié: (2025)

parti-gem5: gem5's Timing Mode Parallelised
par: Cubero-Cascante, José, et autres
Publié: (2023)

Understanding Simulated Architecture via gem5 Call-Stack Profiling
par: Söderström, Johan, et autres
Publié: (2026)

A Survey on Deep Learning Hardware Accelerators for Heterogeneous HPC Platforms
par: Silvano, Cristina, et autres
Publié: (2023)

gem5 Co-Pilot: AI Assistant Agent for Architectural Design Space Exploration
par: Fu, Zuoming, et autres
Publié: (2025)

Advancing Cloud Computing Capabilities on gem5 by Implementing the RISC-V Hypervisor Extension
par: Fragkoulis, George-Marios, et autres
Publié: (2024)

Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System
par: Söderström, Johan, et autres
Publié: (2025)

Synapse: Virtualizing Match Tables in Programmable Hardware
par: Lahmer, Seyyidahmed, et autres
Publié: (2025)

MATCHA: Efficient Deployment of Deep Neural Networks on Multi-Accelerator Heterogeneous Edge SoCs
par: Russo, Enrico, et autres
Publié: (2026)

Hardware Acceleration of Kolmogorov-Arnold Network (KAN) in Large-Scale Systems
par: Huang, Wei-Hsing, et autres
Publié: (2025)

Dynamic Power Control in a Hardware Neural Network with Error-Configurable MAC Units
par: Ghaderi, Maedeh, et autres
Publié: (2024)

TeleSABRE: Layout Synthesis in Multi-Core Quantum Systems with Teleport Interconnect
par: Russo, Enrico, et autres
Publié: (2025)

Sustainable Hardware Specialization
par: Dangi, Pranav, et autres
Publié: (2024)

Realizing Hardware-Optimized General Tree-Based Data Structures for Heterogeneous System Classes
par: Biebert, Daniel, et autres
Publié: (2025)

CogSys: Efficient and Scalable Neurosymbolic Cognition System via Algorithm-Hardware Co-Design
par: Wan, Zishen, et autres
Publié: (2025)

HSCO-Bench: An Agent-Driven End-to-End Hardware-Software Co-design Benchmark for Systems-on-Chip
par: Tsai, Pei-Huan, et autres
Publié: (2026)

Cohet: A CXL-Driven Coherent Heterogeneous Computing Framework with Hardware-Calibrated Full-System Simulation
par: Wang, Yanjing, et autres
Publié: (2025)

Taming the Exponential: A Fast Softmax Surrogate for Integer-Native Edge Inference
par: Danopoulos, Dimitrios, et autres
Publié: (2026)

Domain-specific Hardware Acceleration for Model Predictive Path Integral Control
par: Tanguy-Legac, Erwan, et autres
Publié: (2026)

ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
par: Ottaviano, Alessandro, et autres
Publié: (2023)

Analyzing and Improving Hardware Modeling of Accel-Sim
par: Huerta, Rodrigo, et autres
Publié: (2024)

Hardware and software build flow with SoCMake
par: Pejašinović, Risto, et autres
Publié: (2025)

QED: Scalable Verification of Hardware Memory Consistency
par: Ravi, Gokulan, et autres
Publié: (2024)

NeuroVM: Dynamic Neuromorphic Hardware Virtualization
par: Isik, Murat, et autres
Publié: (2024)

In-Memory Computing Architecture for Efficient Hardware Security
par: Ajmi, Hala, et autres
Publié: (2024)

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
par: Yu, Zhongzhi, et autres
Publié: (2025)

VeriBug: An Attention-based Framework for Bug-Localization in Hardware Designs
par: Stracquadanio, Giuseppe, et autres
Publié: (2024)

Direct Integer Division in RNS and its Hardware Solutions
par: Olsen, Eric B.
Publié: (2026)

Closing the Gap Between Float and Posit Hardware Efficiency
par: Jonnalagadda, Aditya Anirudh, et autres
Publié: (2026)

ControlPULPlet: A Flexible Real-time Multi-core RISC-V Controller for 2.5D Systems-in-package
par: Ottaviano, Alessandro, et autres
Publié: (2024)

Hardware-Aware DNN Compression for Homogeneous Edge Devices
par: Zhang, Kunlong, et autres
Publié: (2025)

Look-Up Table based Neural Network Hardware
par: Sen, Ovishake, et autres
Publié: (2024)

Bombyx: OpenCilk Compilation for FPGA Hardware Acceleration
par: Shahawy, Mohamed, et autres
Publié: (2025)

HLStrans: Dataset for C-to-HLS Hardware Code Synthesis
par: Zou, Qingyun, et autres
Publié: (2025)