Imagen de Portada

System-Level Isolation for Mixed-Criticality RISC-V SoCs: A "World" Reality Check

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Cunha, Luis, Martins, Jose, Rodriguez, Manuel, Gomes, Tiago, Pinto, Sandro, Moslehner, Uwe, Dieffenbach, Kai, Farrall, Glenn, Nuernberger, Kajetan, Roecker, Thomas
Formato:	Preprint
Publicado:	2026
Materias:	Cryptography and Security Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
por: Pinto, Sandro, et al.
Publicado: (2024)

Code size reduction by advanced near addressing modes
por: Nuernberger, Kajetan, et al.
Publicado: (2026)

Implementing and Optimizing an Open-Source SD-card Host Controller for RISC-V SoCs
por: Vanoni, Axel, et al.
Publicado: (2026)

Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs
por: Koenig, Cyril, et al.
Publicado: (2025)

Fused-Tiled Layers: Minimizing Data Movement on RISC-V SoCs with Software-Managed Caches
por: Jung, Victor J. B., et al.
Publicado: (2025)

A Heterogeneous RISC-V based SoC for Secure Nano-UAV Navigation
por: Valente, Luca, et al.
Publicado: (2024)

Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality with At-MRAM Neural Engine
por: Prasad, Arpan Suravi, et al.
Publicado: (2023)

TOP: Towards Open & Predictable Heterogeneous SoCs
por: Valente, Luca, et al.
Publicado: (2024)

A RISC-V Multicore and GPU SoC Platform with a Qualifiable Software Stack for Safety Critical Systems
por: Bonet, Marc Solé i, et al.
Publicado: (2025)

Chiplet-Based RISC-V SoC with Modular AI Acceleration
por: Bharadwaj, Suhas Suresh, et al.
Publicado: (2025)

Bare-Metal RISC-V + NVDLA SoC for Efficient Deep Learning Inference
por: Kumar, Vineet, et al.
Publicado: (2025)

NeCTAr: A Heterogeneous RISC-V SoC for Language Model Inference in Intel 16
por: Schmulbach, Viansa, et al.
Publicado: (2025)

HULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC
por: Valente, Luca, et al.
Publicado: (2022)

SoCks - Simplifying Firmware and Software Integration for Heterogeneous SoCs
por: Fuchs, Marvin, et al.
Publicado: (2025)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
por: Scheffler, Paul, et al.
Publicado: (2024)

Decentor-V: Lightweight ML Training on Low-Power RISC-V Edge Devices
por: Ribeiro, Marcelo, et al.
Publicado: (2025)

Basilisk: Achieving Competitive Performance with Open EDA Tools on an Open-Source Linux-Capable RISC-V SoC
por: Sauter, Phillippe, et al.
Publicado: (2024)

A Prototype-Based Framework to Design Scalable Heterogeneous SoCs with Fine-Grained DFS
por: Montanaro, Gabriele, et al.
Publicado: (2024)

IMS: Intelligent Hardware Monitoring System for Secure SoCs
por: Foudhaili, Wadid, et al.
Publicado: (2026)

FeNN-DMA: A RISC-V SoC for SNN acceleration
por: Aizaz, Zainab, et al.
Publicado: (2025)

Apple vs. Oranges: Evaluating the Apple Silicon M-Series SoCs for HPC Performance and Efficiency
por: Hübner, Paul, et al.
Publicado: (2025)

RISC-V V Vector Extension (RVV) with reduced number of vector registers
por: Jacobs, Eino, et al.
Publicado: (2024)

EXAM: Exploiting Exclusive System-Level Cache in Apple M-Series SoCs for Enhanced Cache Occupancy Attacks
por: Xu, Tianhong, et al.
Publicado: (2025)

Who Checks the Checker? Enhancing Component-level Architectural SEU Fault Tolerance for End-to-End SoC Protection
por: Rogenmoser, Michael, et al.
Publicado: (2026)

Open-Source Heterogeneous SoCs for AI: The PULP Platform Experience
por: Conti, Francesco, et al.
Publicado: (2024)

Designing Secure Interconnects for Modern Microelectronics: From SoCs to Emerging Chiplet-Based Architectures
por: Halder, Dipal
Publicado: (2023)

Where Linux Breaks Under Radiation: A Cross-Architecture Kernel-Level Characterization of Proton-Induced Failures in COTS SoCs
por: Memon, Saad, et al.
Publicado: (2025)

A Reliable, Time-Predictable Heterogeneous SoC for AI-Enhanced Mixed-Criticality Edge Applications
por: Garofalo, Angelo, et al.
Publicado: (2025)

An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
por: Sekonji, Mohammad Javad, et al.
Publicado: (2026)

SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
por: Gunawardana, Kanishka, et al.
Publicado: (2026)

A Scalable Resource Management Layer for FPGA SoCs in 6G Radio Units
por: Bartzoudis, Nikolaos, et al.
Publicado: (2025)

Teardown Analysis of Samsung S20 Exynos 990 SoC
por: Jadoon, Nabeel Ahmad Khan, et al.
Publicado: (2025)

Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS
por: Sauter, Philippe, et al.
Publicado: (2025)

FloorSet -- a VLSI Floorplanning Dataset with Design Constraints of Real-World SoCs
por: Mallappa, Uday, et al.
Publicado: (2024)

Trikarenos: Design and Experimental Characterization of a Fault-Tolerant 28nm RISC-V-based SoC
por: Rogenmoser, Michael, et al.
Publicado: (2024)

A High-Efficiency SoC for Next-Generation Mobile DNA Sequencing
por: Beyene, Abel, et al.
Publicado: (2025)

MATCHA: Efficient Deployment of Deep Neural Networks on Multi-Accelerator Heterogeneous Edge SoCs
por: Russo, Enrico, et al.
Publicado: (2026)

Non-interfering On-line and In-field SoC Testing
por: Strauch, Tobias
Publicado: (2024)

Combining Fault Tolerance Techniques and COTS SoC Accelerators for Payload Processing in Space
por: Leon, Vasileios, et al.
Publicado: (2025)

XDMA: A Distributed, Extensible DMA Architecture for Layout-Flexible Data Movements in Heterogeneous Multi-Accelerator SoCs
por: Kong, Fanchen, et al.
Publicado: (2025)