Copertina

ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Deng, Chenhui, Yu, Zhongzhi, Liu, Guan-Ting, Pinckney, Nathaniel, Khailany, Brucek, Ren, Haoxing
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture Machine Learning
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification
di: Pinckney, Nathaniel, et al.
Pubblicazione: (2025)

ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation
di: Deng, Chenhui, et al.
Pubblicazione: (2025)

GRPO with State Mutations: Improving LLM-Based Hardware Test Plan Generation
di: Kochar, Dimple Vijay, et al.
Pubblicazione: (2026)

Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation
di: Pinckney, Nathaniel, et al.
Pubblicazione: (2024)

Marco: Configurable Graph-Based Task Solving and Multi-AI Agents Framework for Hardware Design
di: Ho, Chia-Tung, et al.
Pubblicazione: (2025)

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
di: Yu, Zhongzhi, et al.
Pubblicazione: (2025)

RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models
di: Tsai, Yun-Da, et al.
Pubblicazione: (2023)

RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects
di: Allam, Ahmed, et al.
Pubblicazione: (2024)

DecoRTL: A Run-time Decoding Framework for RTL Code Generation with LLMs
di: Akyash, Mohammad, et al.
Pubblicazione: (2025)

RTL++: Graph-enhanced LLM for RTL Code Generation
di: Akyash, Mohammad, et al.
Pubblicazione: (2025)

DeepRTL2: A Versatile Model for RTL-Related Tasks
di: Liu, Yi, et al.
Pubblicazione: (2025)

Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement
di: Fang, Wenji, et al.
Pubblicazione: (2026)

PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
di: Yin, Shuo, et al.
Pubblicazione: (2026)

OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
di: Liu, Shang, et al.
Pubblicazione: (2025)

UVLLM: An Automated Universal RTL Verification Framework using LLMs
di: Hu, Yuchen, et al.
Pubblicazione: (2024)

FormalRTL: Verified RTL Synthesis at Scale
di: Li, Kezhi, et al.
Pubblicazione: (2026)

MAGE: A Multi-Agent Engine for Automated RTL Code Generation
di: Zhao, Yujie, et al.
Pubblicazione: (2024)

PRO-V-R1: Reasoning Enhanced Programming Agent for RTL Verification
di: Zhao, Yujie, et al.
Pubblicazione: (2025)

CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair
di: Liu, Mingjie, et al.
Pubblicazione: (2024)

IncreRTL: Traceability-Guided Incremental RTL Generation under Requirement Evolution
di: Chen, Luanrong, et al.
Pubblicazione: (2026)

Beyond Tokens: Enhancing RTL Quality Estimation via Structural Graph Learning
di: Liu, Yi, et al.
Pubblicazione: (2025)

Using LLMs to Facilitate Formal Verification of RTL
di: Orenes-Vera, Marcelo, et al.
Pubblicazione: (2023)

GSIM: Accelerating RTL Simulation for Large-Scale Designs
di: Chen, Lu, et al.
Pubblicazione: (2025)

Understanding and Mitigating Errors of LLM-Generated RTL Code
di: Zhang, Jiazheng, et al.
Pubblicazione: (2025)

Extend IVerilog to Support Batch RTL Fault Simulation
di: Tang, Jiaping, et al.
Pubblicazione: (2025)

SpecLoop: An Agentic RTL-to-Specification Framework with Formal Verification Feedback Loop
di: Chang, Fu-Chieh, et al.
Pubblicazione: (2026)

From RTL to Prompt Coding: Empowering the Next Generation of Chip Designers through LLMs
di: Krupp, Lukas, et al.
Pubblicazione: (2026)

ChipAlign: Instruction Alignment in Large Language Models for Chip Design via Geodesic Interpolation
di: Deng, Chenhui, et al.
Pubblicazione: (2024)

FGMP: Fine-Grained Mixed-Precision Weight and Activation Quantization for Hardware-Accelerated LLM Inference
di: Hooper, Coleman, et al.
Pubblicazione: (2025)

RTLSeek: Boosting the LLM-Based RTL Generation with Multi-Stage Diversity-Oriented Reinforcement Learning
di: Zhang, Xinyu, et al.
Pubblicazione: (2026)

MEIC: Re-thinking RTL Debug Automation using LLMs
di: Xu, Ke, et al.
Pubblicazione: (2024)

NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph
di: Fang, Wenji, et al.
Pubblicazione: (2025)

ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy
di: Tang, Jiaping, et al.
Pubblicazione: (2025)

SmaRTLy: RTL Optimization with Logic Inferencing and Structural Rebuilding
di: Li, Chengxi, et al.
Pubblicazione: (2025)

RTL Verification for Secure Speculation Using Contract Shadow Logic
di: Tan, Qinhan, et al.
Pubblicazione: (2024)

Nail: Not Another Fault-Injection Framework for Chisel-generated RTL
di: Sehm, Robin, et al.
Pubblicazione: (2025)

ROVER: RTL Optimization via Verified E-Graph Rewriting
di: Coward, Samuel, et al.
Pubblicazione: (2024)

CktEvo: Repository-Level RTL Code Benchmark for Design Evolution
di: Shi, Zhengyuan, et al.
Pubblicazione: (2026)

DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model
di: Liu, Yi, et al.
Pubblicazione: (2025)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
di: Chao, Zhiteng, et al.
Pubblicazione: (2025)