Saved in:
| Main Authors: | , , , , , |
|---|---|
| Format: | Preprint |
| Published: |
2026
|
| Subjects: | |
| Online Access: | https://arxiv.org/abs/2602.10654 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1866915791262187520 |
|---|---|
| author | Christ, Derek Zimmermann, Thomas Barbie, Philippe Saberi, Dmitri Yin, Yao Jung, Matthias |
| author_facet | Christ, Derek Zimmermann, Thomas Barbie, Philippe Saberi, Dmitri Yin, Yao Jung, Matthias |
| contents | The JEDEC committee defines various domain-specific DRAM standards. These standards feature increasingly complex and evolving protocol specifications, which are detailed in timing diagrams and command tables. Understanding these protocols is becoming progressively challenging as new features and complex device hierarchies are difficult to comprehend without an expressive model. While each JEDEC standard features a simplified state machine, this state machine fails to reflect the parallel operation of memory banks.
In this paper, we present an evolved modeling approach based on timed Petri nets and Python. This model provides a more accurate representation of DRAM protocols, making them easier to understand and directly executable, which enables the evaluation of interesting metrics and the verification of controller RTL models, DRAM logic and memory simulators. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2602_10654 |
| institution | arXiv |
| publishDate | 2026 |
| record_format | arxiv |
| spellingShingle | DRAMPyML: A Formal Description of DRAM Protocols with Timed Petri Nets Christ, Derek Zimmermann, Thomas Barbie, Philippe Saberi, Dmitri Yin, Yao Jung, Matthias Hardware Architecture Formal Languages and Automata Theory The JEDEC committee defines various domain-specific DRAM standards. These standards feature increasingly complex and evolving protocol specifications, which are detailed in timing diagrams and command tables. Understanding these protocols is becoming progressively challenging as new features and complex device hierarchies are difficult to comprehend without an expressive model. While each JEDEC standard features a simplified state machine, this state machine fails to reflect the parallel operation of memory banks. In this paper, we present an evolved modeling approach based on timed Petri nets and Python. This model provides a more accurate representation of DRAM protocols, making them easier to understand and directly executable, which enables the evaluation of interesting metrics and the verification of controller RTL models, DRAM logic and memory simulators. |
| title | DRAMPyML: A Formal Description of DRAM Protocols with Timed Petri Nets |
| topic | Hardware Architecture Formal Languages and Automata Theory |
| url | https://arxiv.org/abs/2602.10654 |