Imagen de Portada

MING: An Automated CNN-to-Edge MLIR HLS framework

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Bi, Jiahong, Schütze, Lars, Castrillon, Jeronimo
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Hardware.jl - An MLIR-based Julia HLS Flow (Work in Progress)
por: Short, Benedict, et al.
Publicado: (2025)

ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis
por: Li, Runkai, et al.
Publicado: (2025)

Stream-HLS: Towards Automatic Dataflow Acceleration
por: Basalama, Suhail, et al.
Publicado: (2025)

HLStrans: Dataset for C-to-HLS Hardware Code Synthesis
por: Zou, Qingyun, et al.
Publicado: (2025)

SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators
por: Brignone, Giovanni, et al.
Publicado: (2024)

SPRING: Systematic Profiling of Randomly Interconnected Neural Networks Generated by HLS
por: Shi, Rui, et al.
Publicado: (2025)

Analyzing the capabilities of HLS and RTL tools in the design of an FPGA Montgomery Multiplier
por: Ifrim, Rares, et al.
Publicado: (2025)

Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
por: Lei, Jie, et al.
Publicado: (2026)

Aquas: Enhancing Domain Specialization through Holistic Hardware-Software Co-Optimization based on MLIR
por: Zou, Yuyang, et al.
Publicado: (2025)

The Landscape of Compute-near-memory and Compute-in-memory: A Research and Commercial Overview
por: Khan, Asif Ali, et al.
Publicado: (2024)

DAE4HLS: Exposing Memory-Level Parallelism for High-Level Synthesis using Explicit Decoupling
por: Metz, David, et al.
Publicado: (2026)

Iceberg: Enhancing HLS Modeling with Synthetic Data
por: Ding, Zijian, et al.
Publicado: (2025)

R-HLS: An IR for Dynamic High-Level Synthesis and Memory Disambiguation based on Regions and State Edges
por: Metz, David, et al.
Publicado: (2024)

ForgeBench: A Machine Learning Benchmark Suite and Auto-Generation Framework for Next-Generation HLS Tools
por: Wanna, Andy, et al.
Publicado: (2025)

AutoHLS: Learning to Accelerate Design Space Exploration for HLS Designs
por: Ahmed, Md Rubel, et al.
Publicado: (2024)

An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation
por: Zhang, Weichuang, et al.
Publicado: (2024)

Leveraging Stochastic Depth Training for Adaptive Inference
por: Korol, Guilherme, et al.
Publicado: (2025)

A DSP shared is a DSP earned: HLS Task-Level Multi-Pumping for High-Performance Low-Resource Designs
por: Brignone, Giovanni, et al.
Publicado: (2023)

CINM (Cinnamon): A Compilation Infrastructure for Heterogeneous Compute In-Memory and Compute Near-Memory Paradigms
por: Khan, Asif Ali, et al.
Publicado: (2022)

EquivFusion: Unifying Hardware Equivalence Checking from Algorithms to Netlists via MLIR
por: Zhu, Jiaying, et al.
Publicado: (2026)

Exploring Code Language Models for Automated HLS-based Hardware Generation: Benchmark, Infrastructure and Analysis
por: Gai, Jiahao, et al.
Publicado: (2025)

Efficient Task Transfer for HLS DSE
por: Ding, Zijian, et al.
Publicado: (2024)

DSLR-CNN: Efficient CNN Acceleration using Digit-Serial Left-to-Right Arithmetic
por: Nisar, Malik Zohaib, et al.
Publicado: (2025)

ForgeHLS: A Large-Scale, Open-Source Dataset for High-Level Synthesis
por: Peng, Zedong, et al.
Publicado: (2025)

A2H-MAS: An Algorithm-to-HLS Multi-Agent System for Automated and Reliable FPGA Implementation
por: Lei, Jie, et al.
Publicado: (2025)

HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Level Synthesis Design Tasks
por: Abi-Karam, Stefan, et al.
Publicado: (2025)

Efficient In-Memory Acceleration of Sparse Block Diagonal LLMs
por: de Lima, João Paulo Cardoso, et al.
Publicado: (2025)

PIMSYN: Synthesizing Processing-in-memory CNN Accelerators
por: Li, Wanqian, et al.
Publicado: (2024)

MPM-LLM4DSE: Reaching the Pareto Frontier in HLS with Multimodal Learning and LLM-Driven Exploration
por: Xu, Lei, et al.
Publicado: (2026)

An FPGA Compiler for On-the-Fly Adaptive CNN Deployment and Reconfiguration
por: Mazouz, Alaa, et al.
Publicado: (2025)

An Architectural Error Metric for CNN-Oriented Approximate Multipliers
por: Liu, Ao, et al.
Publicado: (2024)

Co-Design of CNN Accelerators for TinyML using Approximate Matrix Decomposition
por: Morales, José Juan Hernández, et al.
Publicado: (2026)

A Time- and Energy-Efficient CNN with Dense Connections on Memristor-Based Chips
por: Zhou, Wenyong, et al.
Publicado: (2025)

At the Edge of the Heart: ULP FPGA-Based CNN for On-Device Cardiac Feature Extraction in Smart Health Sensors for Astronauts
por: Rahman, Kazi Mohammad Abidur, et al.
Publicado: (2026)

Late Breaking Result: FPGA-Based Emulation and Fault Injection for CNN Inference Accelerators
por: Masar, Filip, et al.
Publicado: (2025)

Agentic-HLS: An agentic reasoning based high-level synthesis system using large language models (AI for EDA workshop 2024)
por: Oztas, Ali Emre, et al.
Publicado: (2024)

ARMOR: Robust and Efficient CNN-Based SAR ATR through Model-Hardware Co-Design
por: Wickramasinghe, Sachini, et al.
Publicado: (2026)

PIMfused: Near-Bank DRAM-PIM with Fused-layer Dataflow for CNN Data Transfer Optimization
por: Yang, Simei, et al.
Publicado: (2025)

FlexLLM: Composable HLS Library for Flexible Hybrid LLM Accelerator Design
por: Zhang, Jiahao, et al.
Publicado: (2026)

EdgeLLM: A Highly Efficient CPU-FPGA Heterogeneous Edge Accelerator for Large Language Models
por: Huang, Mingqiang, et al.
Publicado: (2024)