Imagen de Portada

Design Environment of Quantization-Aware Edge AI Hardware for Few-Shot Learning

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Kanda, R., Onizawa, N., Leonardon, M., Gripon, V., Hanyu, T.
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Bit-Width-Aware Design Environment for Few-Shot Learning on Edge AI Hardware
por: Kanda, R., et al.
Publicado: (2026)

Energy-Efficient p-Bit-Based Fully-Connected Quantum-Inspired Simulated Annealer with Dual BRAM Architecture
por: Onizawa, Naoya, et al.
Publicado: (2026)

PEFSL: A deployment Pipeline for Embedded Few-Shot Learning on a FPGA SoC
por: Ribeiro, Lucas Grativol, et al.
Publicado: (2024)

SigmaQuant: Hardware-Aware Heterogeneous Quantization Method for Edge DNN Inference
por: Liu, Qunyou, et al.
Publicado: (2026)

Hardware-Aware DNN Compression for Homogeneous Edge Devices
por: Zhang, Kunlong, et al.
Publicado: (2025)

Efficient CMOS Invertible Logic Using Stochastic Computing
por: Smithson, Sean C., et al.
Publicado: (2026)

Analog-to-Stochastic Converter Using Magnetic Tunnel Junction Devices for Vision Chips
por: Onizawa, Naoya, et al.
Publicado: (2026)

Memory-Efficient FPGA Implementation of Stochastic Simulated Annealing
por: Shin, Duckgyu, et al.
Publicado: (2026)

APSQ: Additive Partial Sum Quantization with Algorithm-Hardware Co-Design
por: Tan, Yonghao, et al.
Publicado: (2025)

Exploring Quantization and Mapping Synergy in Hardware-Aware Deep Neural Network Accelerators
por: Klhufek, Jan, et al.
Publicado: (2024)

HERO: Hardware-Efficient RL-based Optimization Framework for NeRF Quantization
por: Zhang, Yipu, et al.
Publicado: (2025)

Hardware Acceleration of Kolmogorov-Arnold Network (KAN) for Lightweight Edge Inference
por: Huang, Wei-Hsing, et al.
Publicado: (2024)

Marco: Configurable Graph-Based Task Solving and Multi-AI Agents Framework for Hardware Design
por: Ho, Chia-Tung, et al.
Publicado: (2025)

elasticAI.explorer: Towards a Unified End-to-End Framework for Hardware-Aware Neural Architecture Search
por: Maman, Natalie, et al.
Publicado: (2026)

Enabling Efficient Hardware Acceleration of Hybrid Vision Transformer (ViT) Networks at the Edge
por: Dumoulin, Joren, et al.
Publicado: (2025)

Edge GPU Aware Multiple AI Model Pipeline for Accelerated MRI Reconstruction and Analysis
por: Majeed, Ashiyana Abdul, et al.
Publicado: (2025)

Hardware-Aware Neural Network Compilation with Learned Optimization: A RISC-V Accelerator Approach
por: Ganti, Ravindra, et al.
Publicado: (2025)

Hey AI, Generate Me a Hardware Code! Agentic AI-based Hardware Design & Verification
por: Gadde, Deepak Narayan, et al.
Publicado: (2025)

A Hardware-Aware, Per-Layer Methodology for Post-Training Quantization of Large Language Models
por: Killian, Earl
Publicado: (2026)

Design and Analysis of Approximate Hardware Accelerators for VVC Intra Angular Prediction
por: de Fraga, Lucas M. Leipnitz, et al.
Publicado: (2025)

NX-CGRA: A Programmable Hardware Accelerator for Core Transformer Algorithms on Edge Devices
por: Prasad, Rohit
Publicado: (2025)

HyDRA: Deadline and Reuse-Aware Cacheability for Hardware Accelerators
por: Agarwal, Ayushi, et al.
Publicado: (2026)

TLX: Hardware-Native, Evolvable MIMW GPU Compiler for Large-scale Production Environments
por: Guan, Yue, et al.
Publicado: (2026)

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads
por: Popovici, Doru Thom, et al.
Publicado: (2025)

On-Chip Hardware-Aware Quantization for Mixed Precision Neural Networks
por: Huang, Wei, et al.
Publicado: (2023)

TT-Edge: A Hardware-Software Co-Design for Energy-Efficient Tensor-Train Decomposition on Edge AI
por: Kwak, Hyunseok, et al.
Publicado: (2025)

AutoPower: Automated Few-Shot Architecture-Level Power Modeling by Power Group Decoupling
por: Zhang, Qijun, et al.
Publicado: (2025)

AutoPDR: Circuit-Aware Solver Configuration Prediction for Hardware Model Checking
por: Hu, Guangyu, et al.
Publicado: (2026)

PULSE: Parametric Hardware Units for Low-power Sparsity-Aware Convolution Engine
por: Aliyev, Ilkin, et al.
Publicado: (2024)

Reconfigurable Digital RRAM Logic Enables In-Situ Pruning and Learning for Edge AI
por: Wang, Songqi, et al.
Publicado: (2025)

Finesse: An Agile Design Framework for Pairing-based Cryptography via Software/Hardware Co-Design
por: Pan, Tianwei, et al.
Publicado: (2025)

TTP: A Hardware-Efficient Design for Precise Prefetching in Ray Tracing
por: Tozlu, Yavuz Selim, et al.
Publicado: (2026)

From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design
por: Fu, Weimin, et al.
Publicado: (2026)

GenDRAM:Hardware-Software Co-Design of General Platform in DRAM
por: Lu, Tsung-Han, et al.
Publicado: (2026)

ONNX-to-Hardware Design Flow for Adaptive Neural-Network Inference on FPGAs
por: Manca, Federico, et al.
Publicado: (2024)

Energy-Aware Deep Learning on Resource-Constrained Hardware
por: Millar, Josh, et al.
Publicado: (2025)

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
por: Reimann, Lennart M., et al.
Publicado: (2024)

Computing-In-Memory Aware Model Adaption For Edge Devices
por: Lin, Ming-Han, et al.
Publicado: (2025)

FineQ: Software-Hardware Co-Design for Low-Bit Fine-Grained Mixed-Precision Quantization of LLMs
por: Xie, Xilong, et al.
Publicado: (2025)

Accelerating PoT Quantization on Edge Devices
por: Saha, Rappy, et al.
Publicado: (2024)