Mixed precision solvers with half-precision floating point numbers for Lattice QCD on A64FX processor

Fuente: arXiv
Salvato in:
Dettagli Bibliografici
Autori principali: Kanamori, Issaku, Matsufuru, Hideo, Aoyama, Tatsumi, Kanaya, Kazuyuki, Namekawa, Yusuke, Nemura, Hidekatsu, Nitadori, Keigo
Natura: Preprint
Pubblicazione: 2026
Soggetti:
Accesso online:
Tags: Aggiungi Tag
Nessun Tag, puoi essere il primo ad aggiungerne!!
_version_ 1866915799862607872
author Kanamori, Issaku
Matsufuru, Hideo
Aoyama, Tatsumi
Kanaya, Kazuyuki
Namekawa, Yusuke
Nemura, Hidekatsu
Nitadori, Keigo
author_facet Kanamori, Issaku
Matsufuru, Hideo
Aoyama, Tatsumi
Kanaya, Kazuyuki
Namekawa, Yusuke
Nemura, Hidekatsu
Nitadori, Keigo
contents We investigate the use of half-precision floating-point numbers (FP16) in mixed-precision linear solvers for lattice QCD simulations. Since the emergence of GPUs for general-purpose, mixed-precision algorithms that combine single-precision (FP32) with double-precision (FP64) arithmetics have become widely used in this field and others. While FP32-based methods are now well established, we examine the practicality of using FP16. In this work, we introduce rescaling steps in both the outer iterative refinement step and the inner BiCGStab solver to avoid numerical instability. In our experiments with a simple Wilson kernel, the solver shows improved stability, and the additional iteration count compared to the FP64 version remains within 20\%, indicating that the FP16 version is practical for use. We believe that the proposed rescaling methods can also benefit other mixed precision preconditioners in avoiding underflows.
format Preprint
id arxiv_https___arxiv_org_abs_2602_14450
institution arXiv
publishDate 2026
record_format arxiv
spellingShingle Mixed precision solvers with half-precision floating point numbers for Lattice QCD on A64FX processor
Kanamori, Issaku
Matsufuru, Hideo
Aoyama, Tatsumi
Kanaya, Kazuyuki
Namekawa, Yusuke
Nemura, Hidekatsu
Nitadori, Keigo
High Energy Physics - Lattice
Numerical Analysis
We investigate the use of half-precision floating-point numbers (FP16) in mixed-precision linear solvers for lattice QCD simulations. Since the emergence of GPUs for general-purpose, mixed-precision algorithms that combine single-precision (FP32) with double-precision (FP64) arithmetics have become widely used in this field and others. While FP32-based methods are now well established, we examine the practicality of using FP16. In this work, we introduce rescaling steps in both the outer iterative refinement step and the inner BiCGStab solver to avoid numerical instability. In our experiments with a simple Wilson kernel, the solver shows improved stability, and the additional iteration count compared to the FP64 version remains within 20\%, indicating that the FP16 version is practical for use. We believe that the proposed rescaling methods can also benefit other mixed precision preconditioners in avoiding underflows.
title Mixed precision solvers with half-precision floating point numbers for Lattice QCD on A64FX processor
topic High Energy Physics - Lattice
Numerical Analysis
url https://arxiv.org/abs/2602.14450