Image de couverture de livre

Human-AI Interaction: Evaluating LLM Reasoning on Digital Logic Circuit included Graph Problems, in terms of creativity in design and analysis

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Thota, Yogeswar Reddy, Rafatirad, Setareh, Houman, Homayoun, Nikoubin, Tooraj
Format:	Preprint
Publié:	2026
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

When Models Ignore Definitions: Measuring Semantic Override Hallucinations in LLM Reasoning
par: Thota, Yogeswar Reddy, et autres
Publié: (2026)

Reconfigurable Digital RRAM Logic Enables In-Situ Pruning and Learning for Edge AI
par: Wang, Songqi, et autres
Publié: (2025)

Synthesis of Resource-Efficient Superconducting Circuits with Clock-Free Alternating Logic
par: Volk, Jennifer, et autres
Publié: (2024)

FuncGNN: Learning Functional Semantics of Logic Circuits with Graph Neural Networks
par: Zhao, Qiyun
Publié: (2025)

DEMOTIC: A Differentiable Sampler for Multi-Level Digital Circuits
par: Ardakani, Arash, et autres
Publié: (2025)

Symbolic Timing Analysis of Digital Circuits Using Analytic Delay Functions
par: Thaqi, Era, et autres
Publié: (2025)

Signal Prediction for Digital Circuits by Sigmoidal Approximations using Neural Networks
par: Salzmann, Josef, et autres
Publié: (2024)

Python-based DSL for generating Verilog model of Synchronous Digital Circuits
par: Datar, Mandar, et autres
Publié: (2024)

High-Level Synthesis of Digital Circuits from Template Haskell and SDF-AP
par: Folmer, Hendrik, et autres
Publié: (2025)

OptGM: An Optimized Gate Merging Method to Mitigate NBTI in Digital Circuits
par: Hajisadeghi, Amir M., et autres
Publié: (2025)

LLM-based AI Agent for Sizing of Analog and Mixed Signal Circuit
par: Liu, Chang, et autres
Publié: (2025)

Circuit Transformer: A Transformer That Preserves Logical Equivalence
par: Li, Xihan, et autres
Publié: (2024)

EEsizer: LLM-Based AI Agent for Sizing of Analog and Mixed Signal Circuit
par: Liu, Chang, et autres
Publié: (2025)

SpeedLLM: An FPGA Co-design of Large Language Model Inference Accelerator
par: Wang, Peipei, et autres
Publié: (2025)

Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI
par: Bhandari, Jitendra, et autres
Publié: (2024)

EEspice: A Modular Circuit Simulation Platform with Parallel Device Model Evaluation via Graph Coloring
par: Bao, Xuanhao, et autres
Publié: (2026)

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation
par: Gao, Ming, et autres
Publié: (2025)

Hardware-Software Co-design for 3D-DRAM-based LLM Serving Accelerator
par: Li, Cong, et autres
Publié: (2026)

CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
par: Fang, Wenji, et autres
Publié: (2025)

PrefixLLM: LLM-aided Prefix Circuit Design
par: Xiao, Weihua, et autres
Publié: (2024)

Circuits and Systems for Embodied AI: Exploring uJ Multi-Modal Perception for Nano-UAVs on the Kraken Shield
par: Potocnik, Viviane, et autres
Publié: (2024)

NetGAP: A Graph-Grammar approach for concept design of networked platforms with extra-functional requirements
par: de Moraes, Rodrigo Saar, et autres
Publié: (2023)

PD-Swap: Prefill-Decode Logic Swapping for End-to-End LLM Inference on Edge FPGAs via Dynamic Partial Reconfiguration
par: Zhang, Yifan, et autres
Publié: (2025)

RCW-CIM: A Digital CIM-based LLM Accelerator with Read-Compute/Write
par: Guo, Yan-Cheng, et autres
Publié: (2026)

AiEDA: Agentic AI Design Framework for Digital ASIC System Design
par: Patra, Aditya, et autres
Publié: (2024)

Monolithic 3D Integration for Null Convention Logic (NCL)-Based Asynchronous Circuits
par: Zhang, Xiameng, et autres
Publié: (2026)

ArchXBench: A Complex Digital Systems Benchmark Suite for LLM Driven RTL Synthesis
par: Purini, Suresh, et autres
Publié: (2025)

SRAM Based Digital Custom Compute Engine for Improved Area Efficiency of AI Hardware
par: Dhakad, Narendra Singh, et autres
Publié: (2026)

CPPL: A Circuit Prompt Programming Language
par: Yin, Shuo, et autres
Publié: (2026)

JugglePAC: A Pipelined Accumulation Circuit
par: Houraniah, Ahmad, et autres
Publié: (2023)

LayoutCopilot: An LLM-powered Multi-agent Collaborative Framework for Interactive Analog Layout Design
par: Liu, Bingyang, et autres
Publié: (2024)

Recurrent CircuitSAT Sampling for Sequential Circuits
par: Ardakani, Arash, et autres
Publié: (2025)

Conditional Flood Fill Method in Logic Synthesis
par: Yang, Shitian, et autres
Publié: (2023)

Functionality Locality, Mixture & Control = Logic = Memory
par: Peng, Xiangjun
Publié: (2024)

GraCo -- A Graph Composer for Integrated Circuits
par: Uhlich, Stefan, et autres
Publié: (2024)

Thermal-Aware Floorplanner for 3D IC, including TSVs, Liquid Microchannels and Thermal Domains Optimization
par: Cuesta, David, et autres
Publié: (2024)

A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA
par: Fang, Wenji, et autres
Publié: (2025)

Designing Approximate Arithmetic Circuits with Combined Error Constraints
par: Češka, Milan, et autres
Publié: (2022)

Constant Depth Threshold Circuits For Exhaustive Epistasis Detection
par: Ribeiro, André, et autres
Publié: (2026)

A Review of SRAM-based Compute-in-Memory Circuits
par: Yoshioka, Kentaro, et autres
Publié: (2024)