Copertina

Iterative LLM-Based Assertion Generation Using Syntax-Semantic Representations for Functional Coverage-Guided Verification

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Wang, Yonghao, Zhou, Jiaxin, Yin, Yang, Lyu, Hongqin, Chao, Zhiteng, Ding, Wenchao, Ye, Jing, Wang, Tiancheng, Li, Huawei
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

CoverAssert: Iterative LLM Assertion Generation Driven by Functional Coverage via Syntax-Semantic Representations
di: Wang, Yonghao, et al.
Pubblicazione: (2026)

DeepAssert: An LLM-Aided Verification Framework with Fine-Grained Assertion Generation for Modules with Extracted Module Specifications
di: Wang, Yonghao, et al.
Pubblicazione: (2025)

Arcane: An Assertion Reduction Framework through Semantic Clustering and MCTS-Guided Rule Exploring
di: Lyu, Hongqin, et al.
Pubblicazione: (2026)

AssertMiner: Module-Level Spec Generation and Assertion Mining using Static Analysis Guided LLMs
di: Lyu, Hongqin, et al.
Pubblicazione: (2025)

AssertFix: Empowering Automated Assertion Fix via Large Language Models
di: Lyu, Hongqin, et al.
Pubblicazione: (2025)

From Indiscriminate to Targeted: Efficient RTL Verification via Functionally Key Signal-Driven LLM Assertion Generation
di: Wang, Yonghao, et al.
Pubblicazione: (2026)

AssertGen: Enhancement of LLM-aided Assertion Generation through Cross-Layer Signal Bridging
di: Lyu, Hongqin, et al.
Pubblicazione: (2025)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
di: Chao, Zhiteng, et al.
Pubblicazione: (2025)

RTLSeek: Boosting the LLM-Based RTL Generation with Multi-Stage Diversity-Oriented Reinforcement Learning
di: Zhang, Xinyu, et al.
Pubblicazione: (2026)

Extend IVerilog to Support Batch RTL Fault Simulation
di: Tang, Jiaping, et al.
Pubblicazione: (2025)

Pecker: Bug Localization Framework for Sequential Designs via Causal Chain Reconstruction
di: Tang, Jiaping, et al.
Pubblicazione: (2026)

InF-ATPG: Intelligent FFR-Driven ATPG with Advanced Circuit Representation Guided Reinforcement Learning
di: Sun, Bin, et al.
Pubblicazione: (2025)

AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
di: Yan, Zhiyuan, et al.
Pubblicazione: (2024)

AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
di: Fang, Wenji, et al.
Pubblicazione: (2024)

LAAG-RV: LLM Assisted Assertion Generation for RTL Design Verification
di: Maddala, Karthik, et al.
Pubblicazione: (2024)

STELLAR: Structure-guided LLM Assertion Retrieval and Generation for Formal Verification
di: Rajabi, Saeid, et al.
Pubblicazione: (2025)

AssertLLM2: A Comprehensive LLM Benchmark for Assertion Generation from Design Specifications
di: Wu, Yuchao, et al.
Pubblicazione: (2026)

Spec2Assertion: Automatic Pre-RTL Assertion Generation using Large Language Models with Progressive Regularization
di: Wu, Fenghua, et al.
Pubblicazione: (2025)

Understanding Inference-Time Token Allocation and Coverage Limits in Agentic Hardware Verification
di: Patel, Vihaan, et al.
Pubblicazione: (2026)

FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification
di: Wan, Gwok-Waa, et al.
Pubblicazione: (2025)

Lifecycle Cost-Effectiveness Modeling for Redundancy-Enhanced Multi-Chiplet Architectures
di: Liu, Zizhen, et al.
Pubblicazione: (2026)

MixFP4: Enhancing NVFP4 with Adaptive FP4/INT4 Block Representations
di: Zou, Jiaxiang, et al.
Pubblicazione: (2026)

HLSPilot: LLM-based High-Level Synthesis
di: Xiong, Chenwei, et al.
Pubblicazione: (2024)

Insights from Rights and Wrongs: A Large Language Model for Solving Assertion Failures in RTL Design
di: Zhou, Jie, et al.
Pubblicazione: (2025)

Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting
di: Shahidzadeh, Mohammad, et al.
Pubblicazione: (2024)

AssertCoder: LLM-Based Assertion Generation via Multimodal Specification Extraction
di: Tian, Enyuan, et al.
Pubblicazione: (2025)

AccelSync: Verifying Synchronization Coverage in Accelerator Pipeline Programs
di: An, Hangcheng, et al.
Pubblicazione: (2026)

RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models
di: Tsai, Yun-Da, et al.
Pubblicazione: (2023)

ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA Parallelism
di: Sun, Jialin, et al.
Pubblicazione: (2025)

SVAgent: AI Agent for Hardware Security Verification Assertion
di: Guo, Rui, et al.
Pubblicazione: (2025)

UVLLM: An Automated Universal RTL Verification Framework using LLMs
di: Hu, Yuchen, et al.
Pubblicazione: (2024)

LLMulator: Generalizable Cost Modeling for Dataflow Accelerators with Input-Adaptive Control Flow
di: Chang, Kaiyan, et al.
Pubblicazione: (2025)

ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy
di: Tang, Jiaping, et al.
Pubblicazione: (2025)

CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
di: Fang, Wenji, et al.
Pubblicazione: (2025)

MCBP: A Memory-Compute Efficient LLM Inference Accelerator Leveraging Bit-Slice-enabled Sparsity and Repetitiveness
di: Wang, Huizheng, et al.
Pubblicazione: (2025)

From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design
di: Fu, Weimin, et al.
Pubblicazione: (2026)

SnipSnap: A Joint Compression Format and Dataflow Co-Optimization Framework for Efficient Sparse LLM Accelerator Design
di: Wu, Junyi, et al.
Pubblicazione: (2025)

RIROS: A Parallel RTL Fault SImulation FRamework with TwO-Dimensional Parallelism and Unified Schedule
di: Tang, Jiaping, et al.
Pubblicazione: (2025)

TEMP: A Memory Efficient Physical-aware Tensor Partition-Mapping Framework on Wafer-scale Chips
di: Wang, Huizheng, et al.
Pubblicazione: (2025)

UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
di: Ye, Junhao, et al.
Pubblicazione: (2026)