Copertina

A Data-Driven Dynamic Execution Orchestration Architecture

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Bai, Zhenyu, Dangi, Pranav, Juneja, Rohan, Li, Zhaoying, Yan, Zhanglu, Lan, Huiying, Mitra, Tulika
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Enhancing CGRA Efficiency Through Aligned Compute and Communication Provisioning
di: Li, Zhaoying, et al.
Pubblicazione: (2024)

Nexus Machine: An Active Message Inspired Reconfigurable Architecture for Irregular Workloads
di: Juneja, Rohan, et al.
Pubblicazione: (2025)

Building an Open CGRA Ecosystem for Agile Innovation
di: Juneja, Rohan, et al.
Pubblicazione: (2025)

SWAT: Scalable and Efficient Window Attention-based Transformers Acceleration on FPGAs
di: Bai, Zhenyu, et al.
Pubblicazione: (2024)

Data-aware Dynamic Execution of Irregular Workloads on Heterogeneous Systems
di: Bai, Zhenyu, et al.
Pubblicazione: (2025)

TerEffic: Highly Efficient Ternary LLM Inference on FPGA
di: Yin, Chenyang, et al.
Pubblicazione: (2025)

Sustainable Hardware Specialization
di: Dangi, Pranav, et al.
Pubblicazione: (2024)

SparrowSNN: A Hardware/software Co-design for Energy Efficient ECG Classification
di: Yan, Zhanglu, et al.
Pubblicazione: (2024)

HALO: Hardware-aware quantization with low critical-path-delay weights for LLM acceleration
di: Juneja, Rohan, et al.
Pubblicazione: (2025)

Hybrid Photonic-digital Accelerator for Attention Mechanism
di: Li, Huize, et al.
Pubblicazione: (2025)

Efficient Orchestrated AI Workflows Execution on Scale-out Spatial Architecture
di: Deng, Jinyi, et al.
Pubblicazione: (2024)

DORA: Dataflow-Instruction Orchestration Architecture for DNN Acceleration
di: Chen, Xingzhen, et al.
Pubblicazione: (2026)

NEURAL: An Elastic Neuromorphic Architecture with Hybrid Data-Event Execution and On-the-fly Attention Dataflow
di: Chen, Yuehai, et al.
Pubblicazione: (2025)

A Fully Pipelined FIFO Based Polynomial Multiplication Hardware Architecture Based On Number Theoretic Transform
di: Heidarpur, Moslem, et al.
Pubblicazione: (2025)

Optimising GPGPU Execution Through Runtime Micro-Architecture Parameter Analysis
di: Sarda, Giuseppe M., et al.
Pubblicazione: (2024)

DAG-aware Synthesis Orchestration
di: Li, Yingjie, et al.
Pubblicazione: (2023)

Multilayer Dataflow: Orchestrate Butterfly Sparsity to Accelerate Attention Computation
di: Wu, Haibin, et al.
Pubblicazione: (2024)

CRISP: Hybrid Structured Sparsity for Class-aware Model Pruning
di: Aggarwal, Shivam, et al.
Pubblicazione: (2023)

M100: An Orchestrated Dataflow Architecture Powering General AI Computing
di: Xie, Yan, et al.
Pubblicazione: (2026)

FusionCIM: Accelerating LLM Inference with Fusion-Driven Computing-in-Memory Architecture
di: Xuan, Zihao, et al.
Pubblicazione: (2026)

NeuroFlex: Column-Exact ANN-SNN Co-Execution Accelerator with Cost-Guided Scheduling
di: Manjunath, Varun, et al.
Pubblicazione: (2025)

Allspark: Workload Orchestration for Visual Transformers on Processing In-Memory Systems
di: Ge, Mengke, et al.
Pubblicazione: (2024)

Exploring the Sparsity-Quantization Interplay on a Novel Hybrid SNN Event-Driven Architecture
di: Aliyev, Ilkin, et al.
Pubblicazione: (2024)

DaPPA: A Data-Parallel Programming Framework for Processing-in-Memory Architectures
di: Oliveira, Geraldo F., et al.
Pubblicazione: (2023)

ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy
di: Tang, Jiaping, et al.
Pubblicazione: (2025)

Survey on Characterizing and Understanding GNNs from a Computer Architecture Perspective
di: Wu, Meng, et al.
Pubblicazione: (2024)

NVLLM: A 3D NAND-Centric Architecture Enabling Edge on-Device LLM Inference
di: Hao, Mingbo, et al.
Pubblicazione: (2026)

Compilation and Execution of an Embeddable YOLO-NAS on the VTA
di: Faure-Gignoux, Anthony, et al.
Pubblicazione: (2026)

PowerFlow-DNN: Compiler-Directed Fine-Grained Power Orchestration for End-to-End Edge AI Inference
di: Chen, Paul, et al.
Pubblicazione: (2026)

A Composable Dynamic Sparse Dataflow Architecture for Efficient Event-based Vision Processing on FPGA
di: Gao, Yizhao, et al.
Pubblicazione: (2024)

PIM-malloc: A Fast and Scalable Dynamic Memory Allocator for Processing-In-Memory (PIM) Architectures
di: Lee, Dongjae, et al.
Pubblicazione: (2025)

UniCAIM: A Unified CAM/CIM Architecture with Static-Dynamic KV Cache Pruning for Efficient Long-Context LLM Inference
di: Xu, Weikai, et al.
Pubblicazione: (2025)

Configurable Multi-Port Memory Architecture for High-Speed Data Communication
di: Dhakad, Narendra Singh, et al.
Pubblicazione: (2024)

A System Architecture for Low Latency Multiprogramming Quantum Computing
di: Zhao, Yilun, et al.
Pubblicazione: (2026)

APACHE: A Processing-Near-Memory Architecture for Multi-Scheme Fully Homomorphic Encryption
di: Ding, Lin, et al.
Pubblicazione: (2024)

NAS-Cap: Deep-Learning Driven 3-D Capacitance Extraction with Neural Architecture Search and Data Augmentation
di: Li, Haoyuan, et al.
Pubblicazione: (2024)

DICE: Enabling Efficient General-Purpose SIMT Execution with Statically Scheduled Coarse-Grained Reconfigurable Arrays
di: Wang, Jiayi, et al.
Pubblicazione: (2026)

CoQMoE: Co-Designed Quantization and Computation Orchestration for Mixture-of-Experts Vision Transformer on FPGA
di: Dong, Jiale, et al.
Pubblicazione: (2025)

Hermes: A Unified High-Performance NTT Architecture with Hybrid Dataflow
di: Gu, Hang, et al.
Pubblicazione: (2026)

The Immutable Tensor Architecture: A Pure Dataflow Approach for Secure, Energy-Efficient AI Inference
di: Li, Fang
Pubblicazione: (2025)