Imagen de Portada

RPU -- A Reasoning Processing Unit

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Adiletta, Matthew, Wei, Gu-Yeon, Brooks, David
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture Artificial Intelligence
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

TPU-Gen: LLM-Driven Custom Tensor Processing Unit Generator
por: Vungarala, Deepak, et al.
Publicado: (2025)

Efficient Deployment of CNN Models on Multiple In-Memory Computing Units
por: Bougioukou, Eleni, et al.
Publicado: (2025)

GRAU: Generic Reconfigurable Activation Unit Design for Neural Network Hardware Accelerators
por: Liu, Yuhao, et al.
Publicado: (2026)

Exploration of Unary Arithmetic-Based Matrix Multiply Units for Low Precision DL Accelerators
por: Vellaisamy, Prabhu, et al.
Publicado: (2026)

The xPU-athalon: Quantifying the Competition of AI Acceleration
por: Golden, Alicia, et al.
Publicado: (2026)

FractalCloud: A Fractal-Inspired Architecture for Efficient Large-Scale Point Cloud Processing
por: Fu, Yuzhe, et al.
Publicado: (2025)

DreamRAM: A Fine-Grained Configurable Design Space Modeling Tool for Custom 3D Die-Stacked DRAM
por: Cai, Victor, et al.
Publicado: (2025)

ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model
por: Qin, Haiyan, et al.
Publicado: (2025)

Row-Column Hybrid Grouping for Fault-Resilient Multi-Bit Weight Representation on IMC Arrays
por: Jeon, Kang Eun, et al.
Publicado: (2025)

Modeling PFAS in Semiconductor Manufacturing to Quantify Trade-offs in Energy Efficiency and Environmental Impact of Computing Systems
por: Elgamal, Mariam, et al.
Publicado: (2025)

Sustainable AI Processing at the Edge
por: Ollivier, Sébastien, et al.
Publicado: (2022)

GraNNite: Enabling High-Performance Execution of Graph Neural Networks on Resource-Constrained Neural Processing Units
por: Das, Arghadip, et al.
Publicado: (2025)

REASON: Accelerating Probabilistic Logical Reasoning for Scalable Neuro-Symbolic Intelligence
por: Wan, Zishen, et al.
Publicado: (2026)

PRO-V-R1: Reasoning Enhanced Programming Agent for RTL Verification
por: Zhao, Yujie, et al.
Publicado: (2025)

ChipMind: Retrieval-Augmented Reasoning for Long-Context Circuit Design Specifications
por: Xing, Changwen, et al.
Publicado: (2025)

Building Reliable Arithmetic Multipliers Under NBTI Aging and Process Variations
por: Heidary, Masoud, et al.
Publicado: (2026)

AceleradorSNN: A Neuromorphic Cognitive System Integrating Spiking Neural Networks and DynamicImage Signal Processing on FPGA
por: Gutierrez, Daniel, et al.
Publicado: (2026)

HyperSense: Hyperdimensional Intelligent Sensing for Energy-Efficient Sparse Data Processing
por: Yun, Sanggeon, et al.
Publicado: (2024)

RISC-V R-Extension: Advancing Efficiency with Rented-Pipeline for Edge DNN Processing
por: Kim, Won Hyeok, et al.
Publicado: (2024)

ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation
por: Deng, Chenhui, et al.
Publicado: (2025)

TNNGen: Automated Design of Neuromorphic Sensory Processing Units for Time-Series Clustering
por: Vellaisamy, Prabhu, et al.
Publicado: (2024)

Efficient LLM inference solution on Intel GPU
por: Wu, Hui, et al.
Publicado: (2023)

Guac: Energy-Aware and SSA-Based Generation of Coarse-Grained Merged Accelerators from LLVM-IR
por: Brumar, Iulian, et al.
Publicado: (2024)

A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs
por: Dang, Peng, et al.
Publicado: (2024)

Scalable Processing-Near-Memory for 1M-Token LLM Inference: CXL-Enabled KV-Cache Management Beyond GPU Limits
por: Kim, Dowon, et al.
Publicado: (2025)

Monitor Placement for Fault Localization in Deep Neural Network Accelerators
por: Liu, Wei-Kai
Publicado: (2023)

Hardware-Assisted Virtualization of Neural Processing Units for Cloud Platforms
por: Xue, Yuqi, et al.
Publicado: (2024)

YOCO: A Hybrid In-Memory Computing Architecture with 8-bit Sub-PetaOps/W In-Situ Multiply Arithmetic for Large-Scale AI
por: Xuan, Zihao, et al.
Publicado: (2023)

A CMOS Probabilistic Computing Chip With In-situ hardware Aware Learning
por: Jhonsa, Jinesh, et al.
Publicado: (2025)

Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead
por: Yang, Guang, et al.
Publicado: (2025)

Salca: A Sparsity-Aware Hardware Accelerator for Efficient Long-Context Attention Decoding
por: Fan, Wang, et al.
Publicado: (2026)

Life-Cycle Emissions of AI Hardware: A Cradle-To-Grave Approach and Generational Trends
por: Schneider, Ian, et al.
Publicado: (2025)

Nanoscaling Floating-Point (NxFP): NanoMantissa, Adaptive Microexponents, and Code Recycling for Direct-Cast Compression of Large Language Models
por: Lo, Yun-Chen, et al.
Publicado: (2024)

Design Conductor: An agent autonomously builds a 1.5 GHz Linux-capable RISC-V CPU
por: The Verkor Team, et al.
Publicado: (2026)

Design Conductor 2.0: An agent builds a TurboQuant inference accelerator in 80 hours
por: The Verkor Team, et al.
Publicado: (2026)

IMAGINE: An 8-to-1b 22nm FD-SOI Compute-In-Memory CNN Accelerator With an End-to-End Analog Charge-Based 0.15-8POPS/W Macro Featuring Distribution-Aware Data Reshaping
por: Kneip, Adrian, et al.
Publicado: (2024)

Towards Optimal Circuit Generation: Multi-Agent Collaboration Meets Collective Intelligence
por: Qin, Haiyan, et al.
Publicado: (2025)

Late Breaking Results: Breaking Symmetry- Unconventional Placement of Analog Circuits using Multi-Level Multi-Agent Reinforcement Learning
por: Maji, Supriyo, et al.
Publicado: (2025)

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation
por: Gao, Ming, et al.
Publicado: (2025)

Phi: Leveraging Pattern-based Hierarchical Sparsity for High-Efficiency Spiking Neural Networks
por: Wei, Chiyue, et al.
Publicado: (2025)