Image de couverture de livre

CORVET: A CORDIC-Powered, Resource-Frugal Mixed-Precision Vector Processing Engine for High-Throughput AIoT applications

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Kumar, Sonu, Khan, Mohd Faisal, Lokhande, Mukul, Vishvakarma, Santosh Kumar
Format:	Preprint
Publié:	2026
Sujets:	Hardware Architecture Artificial Intelligence Computer Vision and Pattern Recognition Neural and Evolutionary Computing Image and Video Processing
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

RAMAN: Resource-efficient ApproxiMate Posit Processing for Algorithm-Hardware Co-desigN
par: Khan, Mohd Faisal, et autres
Publié: (2025)

L-SPINE: A Low-Precision SIMD Spiking Neural Compute Engine for Resource-efficient Edge Inference
par: Kumar, Sonu, et autres
Publié: (2026)

ReLANCE: A Resource-Efficient Low-Latency Cortical Neural Acceleration Engine
par: Kumar, Sonu, et autres
Publié: (2025)

CARMEN: CORDIC-Accelerated Resource-Efficient Multi-Precision Inference Engine for Deep Learning
par: Kumar, Sonu, et autres
Publié: (2026)

E-ReCON: An Energy- and Resource-Efficient Precision-Configurable Sparse nvCIM Macro for Conventional and Spiking Neural Edge Inference
par: Tenwar, Ankit Kumar, et autres
Publié: (2026)

POLARON: Precision-aware On-device Learning and Adaptive Runtime-cONfigurable AI acceleration
par: Lokhande, Mukul, et autres
Publié: (2025)

XR-NPE: High-Throughput Mixed-precision SIMD Neural Processing Engine for Extended Reality Perception Workloads
par: Chaudhari, Tejas, et autres
Publié: (2025)

Bio-RV: Low-Power Resource-Efficient RISC-V Processor for Biomedical Applications
par: Sharma, Vijay Pratap, et autres
Publié: (2026)

HOAA: Hybrid Overestimating Approximate Adder for Enhanced Performance Processing Engine
par: Kokane, Omkar, et autres
Publié: (2024)

Flex-PE: Flexible and SIMD Multi-Precision Processing Element for AI Workloads
par: Lokhande, Mukul, et autres
Publié: (2024)

SPADE: A SIMD Posit-enabled compute engine for Accelerating DNN Efficiency
par: Kumar, Sonu, et autres
Publié: (2026)

QForce-RL: Quantized FPGA-Optimized Reinforcement Learning Compute Engine
par: Jha, Anushka, et autres
Publié: (2025)

Retrospective: A CORDIC Based Configurable Activation Function for NN Applications
par: Kokane, Omkar, et autres
Publié: (2025)

HYDRA: Hybrid Data Multiplexing and Run-time Layer Configurable DNN Accelerator
par: Kumar, Sonu, et autres
Publié: (2024)

CORDIC Is All You Need
par: Kokane, Omkar, et autres
Publié: (2025)

EULER-ADAS: Energy-Efficient & SIMD-Unified Logarithmic-Posit Engine for Precision-Reconfigurable Approximate ADAS Acceleration
par: Lokhande, Mukul, et autres
Publié: (2026)

TREA: Low-precision Time-Multiplexed, Resource-Efficient Edge Accelerator for Object Detection and Classification
par: Sharma, Vijay Pratap, et autres
Publié: (2026)

Bhasha-Rupantarika: Algorithm-Hardware Co-design approach for Multilingual Neural Machine Translation
par: Lokhande, Mukul, et autres
Publié: (2025)

HENNC: Hardware Engine for Artificial Neural Network-based Chaotic Oscillators
par: Vaziri, Mobin, et autres
Publié: (2024)

FERMI-ML: A Flexible and Resource-Efficient Memory-In-Situ SRAM Macro for TinyML acceleration
par: Lokhande, Mukul, et autres
Publié: (2025)

Res-DPU: Resource-shared Digital Processing-in-memory Unit for Edge-AI Workloads
par: Lokhande, Mukul, et autres
Publié: (2025)

Flexi-NeurA: A Configurable Neuromorphic Accelerator with Adaptive Bit-Precision Exploration for Edge SNNs
par: Farahani, Mohammad, et autres
Publié: (2026)

SRAM Based Digital Custom Compute Engine for Improved Area Efficiency of AI Hardware
par: Dhakad, Narendra Singh, et autres
Publié: (2026)

Explicit Sign-Magnitude Encoders Enable Power-Efficient Multipliers
par: Arnold, Felix, et autres
Publié: (2025)

NeuroFlex: Column-Exact ANN-SNN Co-Execution Accelerator with Cost-Guided Scheduling
par: Manjunath, Varun, et autres
Publié: (2025)

SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
par: Gunawardana, Kanishka, et autres
Publié: (2026)

Hardware-Friendly Implementation of Physical Reservoir Computing with CMOS-based Time-domain Analog Spiking Neurons
par: Kimura, Nanako, et autres
Publié: (2024)

Functional Stability of Software-Hardware Neural Network Implementation The NeuroComp Project
par: Oleksii, Bychkov, et autres
Publié: (2025)

Darwin3: A large-scale neuromorphic chip with a Novel ISA and On-Chip Learning
par: Ma, De, et autres
Publié: (2023)

Memory Wall is not gone: A Critical Outlook on Memory Architecture in Digital Neuromorphic Computing
par: Yousefzadeh, Amirreza, et autres
Publié: (2026)

SAGA: Synthesis Augmentation with Genetic Algorithms for In-Memory Sequence Optimization
par: Robins, Andey, et autres
Publié: (2024)

Automated Placement of Analog Integrated Circuits using Priority-based Constructive Heuristic
par: Grus, Josef, et autres
Publié: (2024)

An Efficient Multicast Addressing Encoding Scheme for Multi-Core Neuromorphic Processors
par: Su, Zhe, et autres
Publié: (2024)

Catwalk: Unary Top-K for Efficient Ramp-No-Leak Neuron Design for Temporal Neural Networks
par: Lister, Devon, et autres
Publié: (2025)

FlexNN: A Dataflow-aware Flexible Deep Learning Accelerator for Energy-Efficient Edge Devices
par: Raha, Arnab, et autres
Publié: (2024)

Variability-Aware Approximate Circuit Synthesis via Genetic Optimization
par: Balaskas, Konstantinos, et autres
Publié: (2023)

Wet TinyML: Chemical Neural Network Using Gene Regulation and Cell Plasticity
par: Somathilaka, Samitha, et autres
Publié: (2024)

YANA: Bridging the Neuromorphic Simulation-to-Hardware Gap
par: Pachideh, Brian, et autres
Publié: (2026)

A 0.5-V Linear Neuromorphic Voltage-to-Spike Encoder Using a Bulk-Driven Transconductor
par: Akbari, Meysam, et autres
Publié: (2026)

A Quarter of a Century of Neuromorphic Architectures on FPGAs -- an Overview
par: Szczerek, Wiktor J., et autres
Publié: (2025)