Imagen de Portada

Hardware-Friendly Randomization: Enabling Random-Access and Minimal Wiring in FHE Accelerators with Low Total Cost

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Rosenfeld, Ilan, Kleinburd, Noam, Chapman, Hillel, Reuven, Dror
Formato:	Preprint
Publicado:	2026
Materias:	Cryptography and Security Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Trinity: A General Purpose FHE Accelerator
por: Deng, Xianglong, et al.
Publicado: (2024)

Theodosian: A Deep Dive into Memory-Hierarchy-Centric FHE Acceleration
por: Choi, Wonseok, et al.
Publicado: (2025)

EFFACT: A Highly Efficient Full-Stack FHE Acceleration Platform
por: Huang, Yi, et al.
Publicado: (2025)

FLASH-FHE: A Heterogeneous Architecture for Fully Homomorphic Encryption Acceleration
por: Zhang, Junxue, et al.
Publicado: (2025)

CiFHER: A Chiplet-Based FHE Accelerator with a Resizable Structure
por: Kim, Sangpyo, et al.
Publicado: (2023)

On the Vulnerability of FHE Computation to Silent Data Corruption
por: Mu, Jianan, et al.
Publicado: (2026)

ABC-FHE : A Resource-Efficient Accelerator Enabling Bootstrappable Parameters for Client-Side Fully Homomorphic Encryption
por: Yune, Sungwoong, et al.
Publicado: (2025)

Presto: Hardware Acceleration of Ciphers for Hybrid Homomorphic Encryption
por: Jeon, Yeonsoo, et al.
Publicado: (2025)

Self-Managing DRAM: A Low-Cost Framework for Enabling Autonomous and Efficient in-DRAM Operations
por: Hassan, Hasan, et al.
Publicado: (2022)

AMAZE: Accelerated MiMC Hardware Architecture for Zero-Knowledge Applications on the Edge
por: Ahmed, Anees, et al.
Publicado: (2024)

2-in-1 Accelerator: Enabling Random Precision Switch for Winning Both Adversarial Robustness and Efficiency
por: Fu, Yonggan, et al.
Publicado: (2021)

Enabling Deterministic User-Level Interrupts in Real-Time Processors via Hardware Extension
por: Yang, Hongbin, et al.
Publicado: (2026)

Logistic Map Pseudo Random Number Generator in FPGA
por: Calderon, Mateo Jalen Andrew, et al.
Publicado: (2024)

History-Aware Trajectory k-Anonymization Using an FPGA-Based Hardware Accelerator for Real-Time Location Services
por: Nakano, Hiroshi, et al.
Publicado: (2025)

Random and Safe Cache Architecture to Defeat Cache Timing Attacks
por: Hu, Guangyuan, et al.
Publicado: (2023)

Systematic Evaluation of Randomized Cache Designs against Cache Occupancy
por: Chakraborty, Anirban, et al.
Publicado: (2023)

Probabilistic Tracker Management Policies for Low-Cost and Scalable Rowhammer Mitigation
por: Jaleel, Aamer, et al.
Publicado: (2024)

DSAC: Low-Cost RowHammer Mitigation Using In-DRAM Stochastic and Approximate Counting Algorithm
por: Hong, Seungki, et al.
Publicado: (2023)

CoMeT: Count-Min-Sketch-based Row Tracking to Mitigate RowHammer at Low Cost
por: Bostanci, F. Nisa, et al.
Publicado: (2024)

Security Properties for Open-Source Hardware Designs
por: Rogers, Jayden, et al.
Publicado: (2024)

LaMoS: Enabling Efficient Large Number Modular Multiplication through SRAM-based CiM Acceleration
por: Li, Haomin, et al.
Publicado: (2025)

Efficient and Lightweight In-memory Computing Architecture for Hardware Security
por: Ajmi, Hala, et al.
Publicado: (2022)

Modern Hardware Security: A Review of Attacks and Countermeasures
por: Mishra, Jyotiprakash, et al.
Publicado: (2025)

Bridging the Gap between Hardware Fuzzing and Industrial Verification
por: Ma, Ruiyang, et al.
Publicado: (2025)

Secure Software/Hardware Hybrid In-Field Testing for System-on-Chip
por: Mulhem, Saleh, et al.
Publicado: (2024)

High-Security Hardware Module with PUF and Hybrid Cryptography for Data Security
por: Amael, Joshua Tito, et al.
Publicado: (2024)

Per-Row Activation Counting on Real Hardware: Demystifying Performance Overheads
por: Kim, Jumin, et al.
Publicado: (2025)

TroLL: Exploiting Structural Similarities between Logic Locking and Hardware Trojans
por: Liu, Yuntao, et al.
Publicado: (2023)

Palermo: Improving the Performance of Oblivious Memory using Protocol-Hardware Co-Design
por: Ye, Haojie, et al.
Publicado: (2024)

Towards Closing the Performance Gap for Cryptographic Kernels Between CPUs and Specialized Hardware
por: Zhang, Naifeng, et al.
Publicado: (2025)

Efficient Hardware Implementation of Modular Multiplier over GF (2m) on FPGA
por: Kumari, Ruby, et al.
Publicado: (2025)

An Efficient Algorithm for Modulus Operation and Its Hardware Implementation in Prime Number Calculation
por: Wijesinghe, W. A. Susantha
Publicado: (2024)

"vcd2df" -- Leveraging Data Science Insights for Hardware Security Research
por: Deutschbein, Calvin, et al.
Publicado: (2025)

ModSRAM: Algorithm-Hardware Co-Design for Large Number Modular Multiplication in SRAM
por: Ku, Jonathan, et al.
Publicado: (2024)

An FPGA-Based Open-Source Hardware-Software Framework for Side-Channel Security Research
por: Zoni, Davide, et al.
Publicado: (2024)

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
por: Reimann, Lennart M., et al.
Publicado: (2024)

SCARF: Securing Chips with a Robust Framework against Fabrication-time Hardware Trojans
por: Eslami, Mohammad, et al.
Publicado: (2024)

RTL2M$μ$PATH: Multi-$μ$PATH Synthesis with Applications to Hardware Security Verification
por: Hsiao, Yao, et al.
Publicado: (2024)

Okapi: Efficiently Safeguarding Speculative Data Accesses in Sandboxed Environments
por: Schmitz, Philipp, et al.
Publicado: (2023)

Beyond Random Inputs: A Novel ML-Based Hardware Fuzzing
por: Rostami, Mohamadreza, et al.
Publicado: (2024)