Image de couverture de livre

Extending CPU-less parallel execution of lambda calculus in digital logic with lists and arithmetic

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Fitchett, Harry, Ritchie, Jasmine, Fox, Charles
Format:	Preprint
Publié:	2026
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

CPU-less parallel execution of lambda calculus in digital logic
par: Fitchett, Harry, et autres
Publié: (2026)

Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System
par: Söderström, Johan, et autres
Publié: (2025)

Further Evaluations of a Didactic CPU Visual Simulator (CPUVSIM)
par: Cortinovis, Renato, et autres
Publié: (2024)

Branch Prediction in Hardcaml for a RISC-V 32im CPU
par: Saveau, Alex
Publié: (2023)

ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA Parallelism
par: Sun, Jialin, et autres
Publié: (2025)

QiMeng-CPU-v2: Automated Superscalar Processor Design by Learning Data Dependencies
par: Cheng, Shuyao, et autres
Publié: (2025)

EdgeLLM: A Highly Efficient CPU-FPGA Heterogeneous Edge Accelerator for Large Language Models
par: Huang, Mingqiang, et autres
Publié: (2024)

AgileWatts: An Energy-Efficient CPU Core Idle-State Architecture for Latency-Sensitive Server Applications
par: Yahya, Jawad Haj, et autres
Publié: (2022)

SPEC CPU2026: Characterization, Representativeness, and Cross-Suite Comparison
par: Li, Ruihao, et autres
Publié: (2026)

EdgeMM: Multi-Core CPU with Heterogeneous AI-Extension and Activation-aware Weight Pruning for Multimodal LLMs at Edge
par: Bai, Kangbo, et autres
Publié: (2025)

Towards CPU Performance Prediction: New Challenge Benchmark Dataset and Novel Approach
par: Liu, Xiaoman
Publié: (2024)

CPU Simulation with Ranked Set Sampling and Repeated Subsampling
par: Ekman, Magnus
Publié: (2026)

CPU Simulation Using Two-Phase Stratified Sampling
par: Ekman, Magnus
Publié: (2026)

CPU-Based Layout Design for Picker-to-Parts Pallet Warehouses
par: Looms, Timo, et autres
Publié: (2025)

Confidential Computing on Heterogeneous CPU-GPU Systems: Survey and Future Directions
par: Wang, Qifan, et autres
Publié: (2024)

ArchPower: Dataset for Architecture-Level Power Modeling of Modern CPU Design
par: Zhang, Qijun, et autres
Publié: (2025)

Memory Access Characterization of Large Language Models in CPU Environment and its Potential Impacts
par: Banasik, Spencer
Publié: (2025)

Extend IVerilog to Support Batch RTL Fault Simulation
par: Tang, Jiaping, et autres
Publié: (2025)

FuseMax: Leveraging Extended Einsums to Optimize Attention Accelerator Design
par: Nayak, Nandeeka, et autres
Publié: (2024)

KeyVisor -- A Lightweight ISA Extension for Protected Key Handles with CPU-enforced Usage Policies
par: Schwarz, Fabian, et autres
Publié: (2024)

Hybrid Photonic-digital Accelerator for Attention Mechanism
par: Li, Huize, et autres
Publié: (2025)

Design Conductor: An agent autonomously builds a 1.5 GHz Linux-capable RISC-V CPU
par: The Verkor Team, et autres
Publié: (2026)

An Extended Study of Gear-Ratio-Aware Standard Cell Layout Generation for DTCO Exploration
par: Cheng, Chung-Kuan, et autres
Publié: (2026)

MetaDSE: A Few-shot Meta-learning Framework for Cross-workload CPU Design Space Exploration
par: Xue, Runzhen, et autres
Publié: (2025)

RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation (Extended Version)
par: Zhu, Yan, et autres
Publié: (2026)

Concorde: Fast and Accurate CPU Performance Modeling with Compositional Analytical-ML Fusion
par: Nasr-Esfahany, Arash, et autres
Publié: (2025)

Exploiting temporal parallelism for LSTM Autoencoder acceleration on FPGA
par: Leftheriotis, Aimilios, et autres
Publié: (2026)

Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality with At-MRAM Neural Engine
par: Prasad, Arpan Suravi, et autres
Publié: (2023)

T-SAR: A Full-Stack Co-design for CPU-Only Ternary LLM Inference via In-Place SIMD ALU Reorganization
par: Oh, Hyunwoo, et autres
Publié: (2025)

Histogram-Equalized Quantization for logic-gated Residual Neural Networks
par: Nguyen, Van Thien, et autres
Publié: (2025)

Ariadne: A Hotness-Aware and Size-Adaptive Compressed Swap Technique for Fast Application Relaunch and Reduced CPU Usage on Mobile Devices
par: Liang, Yu, et autres
Publié: (2025)

Fast and low energy approximate full adder based on FELIX logic
par: Fatemieh, Seyed Erfan, et autres
Publié: (2025)

Characterizing CPU-Induced Slowdowns in Multi-GPU LLM Inference
par: Chung, Euijun, et autres
Publié: (2026)

Differentiable Initialization-Accelerated CPU-GPU Hybrid Combinatorial Scheduling
par: Liu, Mingju, et autres
Publié: (2026)

A virtually connected probabilistic computer as a solver for higher-order, densely connected, or reconfigurable combinatorial optimisation problems
par: Searle, Amy J., et autres
Publié: (2026)

SCALE-Sim TPU: Validating and Extending SCALE-Sim for TPUs
par: Dang, Jingtian, et autres
Publié: (2026)

Lookup Table-based Multiplication-free All-digital DNN Accelerator Featuring Self-Synchronous Pipeline Accumulation
par: Tagata, Hiroto, et autres
Publié: (2025)

Polaris: Multi-Fidelity Design Space Exploration of Deep Learning Accelerators
par: Sakhuja, Chirag, et autres
Publié: (2024)

A complete discussion on fully reconfigurable, digital, scalable, graph and sparsity-aware near-memory accelerator for graph neural networks
par: Raman, Siddhartha Raman Sundara, et autres
Publié: (2026)

FLEX: Leveraging FPGA-CPU Synergy for Mixed-Cell-Height Legalization Acceleration
par: Liu, Xingyu, et autres
Publié: (2025)