Cover Image

CryptRISC: A Secure RISC-V Processor for High-Performance Cryptography with Power Side-Channel Protection

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Srivastava, Amisha, Porwal, Muskan, Basu, Kanad
Format:	Preprint
Published:	2026
Subjects:	Cryptography and Security
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

PoSyn: Secure Power Side-Channel Aware Synthesis
by: Srivastava, Amisha, et al.
Published: (2025)

Systematic Assessment of Cache Timing Vulnerabilities on RISC-V Processors
by: Austa, Cédrick, et al.
Published: (2025)

Power Side-Channel Analysis of the CVA6 RISC-V Core at the RTL Level Using VeriSide
by: Farnaghinejad, Behnam, et al.
Published: (2025)

RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
by: Pinto, Sandro, et al.
Published: (2024)

Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
by: Pham, Anh Kiet, et al.
Published: (2026)

Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study
by: Imtiaz, Sharjeel, et al.
Published: (2025)

PermuteV: A Performant Side-channel-Resistant RISC-V Core Securing Edge AI Inference
by: Narkthong, Nuntipat, et al.
Published: (2025)

Synthesis of Sound and Precise Leakage Contracts for Open-Source RISC-V Processors
by: Wang, Zilong, et al.
Published: (2025)

Synthesizing Hardware-Software Leakage Contracts for RISC-V Open-Source Processors
by: Mohr, Gideon, et al.
Published: (2024)

Dorami: Privilege Separating Security Monitor on RISC-V TEEs
by: Kuhne, Mark, et al.
Published: (2024)

DeTRAP: RISC-V Return Address Protection With Debug Triggers
by: Richter, Isaac, et al.
Published: (2024)

SimFuzz: Similarity-guided Block-level Mutation for RISC-V Processor Fuzzing
by: Lyu, Hao, et al.
Published: (2026)

On Securing the Software Development Lifecycle in IoT RISC-V Trusted Execution Environments
by: Wilde, Annika, et al.
Published: (2026)

RISecure-PUF: Multipurpose PUF-Driven Security Extensions with Lookaside Buffer in RISC-V
by: Chen, Chenghao, et al.
Published: (2024)

ACE: Confidential Computing for Embedded RISC-V Systems
by: Ozga, Wojciech, et al.
Published: (2025)

DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
by: Hassan, Muhammad, et al.
Published: (2025)

CountCrypt: Quantum Cryptography between QCMA and PP
by: Goldin, Eli, et al.
Published: (2024)

SAILOR: A Scalable and Energy-Efficient Ultra-Lightweight RISC-V for IoT Security
by: Ewert, Christian, et al.
Published: (2026)

Hardware-based stack buffer overflow attack detection on RISC-V architectures
by: Chenet, Cristiano Pegoraro, et al.
Published: (2024)

Exploring Power Side-Channel Challenges in Embedded Systems Security
by: Narimani, Pouya, et al.
Published: (2024)

Branch Landing: Bloom Filter-Based Source Authorization for Forward-Edge CFI on RISC-V
by: Wu, You, et al.
Published: (2026)

External entropy supply for IoT devices employing a RISC-V Trusted Execution Environment
by: Paju, Arttu, et al.
Published: (2026)

R5Detect: Detecting Control-Flow Attacks from Standard RISC-V Enclaves
by: Bove, Davide, et al.
Published: (2024)

Machine Learning Power Side-Channel Attack on SNOW-V
by: Deepak, et al.
Published: (2025)

AgentCrypt: Advancing Privacy and (Secure) Computation in AI Agent Collaboration
by: Karthikeyan, Harish, et al.
Published: (2025)

A Statistical Side-Channel Risk Model for Timing Variability in Lattice-Based Post-Quantum Cryptography
by: Mainali, Aayush, et al.
Published: (2025)

CVA6-CFI: A First Glance at RISC-V Control-Flow Integrity Extensions
by: Manoni, Simone, et al.
Published: (2026)

System-Level Isolation for Mixed-Criticality RISC-V SoCs: A "World" Reality Check
by: Cunha, Luis, et al.
Published: (2026)

CryptGNN: Enabling Secure Inference for Graph Neural Networks
by: Sen, Pritam, et al.
Published: (2025)

Microarchitecture Design and Benchmarking of Custom SHA-3 Instruction for RISC-V
by: Bolat, Alperen, et al.
Published: (2025)

Enhancing Large Language Models for Hardware Verification: A Novel SystemVerilog Assertion Dataset
by: Menon, Anand, et al.
Published: (2025)

Protecting Cryptographic Libraries against Side-Channel and Code-Reuse Attacks
by: Tsoupidi, Rodothea Myrsini, et al.
Published: (2024)

Application-Specific Power Side-Channel Attacks and Countermeasures: A Survey
by: Sanjaya, Sahan, et al.
Published: (2025)

Hardware-Efficient Compound IC Protection with Lightweight Cryptography
by: Aksoy, Levent, et al.
Published: (2026)

Lightweight Countermeasures Against Static Power Side-Channel Attacks
by: Bhandari, Jitendra, et al.
Published: (2024)

High-Security Hardware Module with PUF and Hybrid Cryptography for Data Security
by: Amael, Joshua Tito, et al.
Published: (2024)

Security System for DNS Using Cryptography.
by: Aishwarya K P, et al.
Published: (2025)

CryptOracle: A Modular Framework to Characterize Fully Homomorphic Encryption
by: Brynds, Cory, et al.
Published: (2025)

QubitHammer: Remotely Inducing Qubit State Change on Superconducting Quantum Computers
by: Tan, Yizhuo, et al.
Published: (2025)

POLARIS: Explainable Artificial Intelligence for Mitigating Power Side-Channel Leakage
by: Mahfuz, Tanzim, et al.
Published: (2025)