Cover Image

Towards Secure and Efficient DNN Accelerators via Hardware-Software Co-Design

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Xuan, Wei, Xuan, Zihao, Fu, Rongliang, Lin, Ning, Wong, Kwunhang, Yuan, Zikang, Feng, Lang, Wang, Zhongrui, Ho, Tsung-Yi, Jiao, Yuzhong, Liang, Luhong
Format:	Preprint
Published:	2026
Subjects:	Cryptography and Security
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

SeDA: Secure and Efficient DNN Accelerators with Hardware/Software Synergy
by: Xuan, Wei, et al.
Published: (2025)

SNNGX: Securing Spiking Neural Networks with Genetic XOR Encryption on RRAM-based Neuromorphic Accelerator
by: Wong, Kwunhang, et al.
Published: (2024)

Older and Wiser: The Marriage of Device Aging and Intellectual Property Protection of Deep Neural Networks
by: Lin, Ning, et al.
Published: (2024)

REDACTOR: eFPGA Redaction for DNN Accelerator Security
by: Baddour, Yazan, et al.
Published: (2025)

When Pipelined In-Memory Accelerators Meet Spiking Direct Feedback Alignment: A Co-Design for Neuromorphic Edge Computing
by: Ren, Haoxiong, et al.
Published: (2025)

Data-Oblivious ML Accelerators using Hardware Security Extensions
by: ElAtali, Hossam, et al.
Published: (2024)

The Elephant in the Room: Software and Hardware Security Vulnerabilities of Portable Sequencing Devices
by: Stillman, Carson, et al.
Published: (2024)

Secure Software/Hardware Hybrid In-Field Testing for System-on-Chip
by: Mulhem, Saleh, et al.
Published: (2024)

TroLLoc: Logic Locking and Layout Hardening for IC Security Closure against Hardware Trojans
by: Wang, Fangzhou, et al.
Published: (2024)

Towards Understanding and Enhancing Security of Proof-of-Training for DNN Model Ownership Verification
by: Chang, Yijia, et al.
Published: (2024)

Security Properties for Open-Source Hardware Designs
by: Rogers, Jayden, et al.
Published: (2024)

AI-Assisted Hardware Security Verification: A Survey and AI Accelerator Case Study
by: Hasan, Khan Thamid, et al.
Published: (2026)

Hardware-Accelerated Line-Rate Bitstream Screening for Secure FPGA Reconfiguration
by: Stahle-Smith, Rye, et al.
Published: (2026)

Hardware Design and Security Needs Attention: From Survey to Path Forward
by: Ghimire, Sujan, et al.
Published: (2025)

Memory-Efficient and Secure DNN Inference on TrustZone-enabled Consumer IoT Devices
by: Xie, Xueshuo, et al.
Published: (2024)

Efficient and Lightweight In-memory Computing Architecture for Hardware Security
by: Ajmi, Hala, et al.
Published: (2022)

Assessing the Performance of OpenTitan as Cryptographic Accelerator in Secure Open-Hardware System-on-Chips
by: Parisi, Emanuele, et al.
Published: (2024)

Software-Hardware Binding for Protection of Sensitive Data in Embedded Software
by: Fischer, Bernhard, et al.
Published: (2026)

An FPGA-Based Open-Source Hardware-Software Framework for Side-Channel Security Research
by: Zoni, Davide, et al.
Published: (2024)

ChainMarks: Securing DNN Watermark with Cryptographic Chain
by: Choi, Brian, et al.
Published: (2025)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
by: Wang, Zhao, et al.
Published: (2021)

Recipe: Hardware-Accelerated Replication Protocols
by: Giantsidi, Dimitra, et al.
Published: (2025)

Accelerating Hardware Verification with Graph Models
by: Saravanan, Raghul, et al.
Published: (2024)

SPOILER: TEE-Shielded DNN Partitioning of On-Device Secure Inference with Poison Learning
by: Kang, Donghwa, et al.
Published: (2026)

Port Forwarding Services Are Forwarding Security Risks
by: Wang, Haoyuan, et al.
Published: (2024)

LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges
by: Knechtel, Johann, et al.
Published: (2026)

HarmChip: Evaluating Hardware Security Centric LLM Safety via Jailbreak Benchmarking
by: Wang, Zeng, et al.
Published: (2026)

SoK: Analysis of Software Supply Chain Security by Establishing Secure Design Properties
by: Okafor, Chinenye, et al.
Published: (2024)

International Security Applications of Flexible Hardware-Enabled Guarantees
by: Aarne, Onni, et al.
Published: (2025)

Fixing Hardware Security Bugs with Large Language Models
by: Ahmad, Baleegh, et al.
Published: (2023)

Transformers for Secure Hardware Systems: Applications, Challenges, and Outlook
by: Latibari, Banafsheh Saber, et al.
Published: (2025)

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
by: Reimann, Lennart M., et al.
Published: (2024)

PDF: PUF-based DNN Fingerprinting for Knowledge Distillation Traceability
by: Lyu, Ning, et al.
Published: (2026)

Spin: An Efficient Secure Computation Framework with GPU Acceleration
by: Jiang, Wuxuan, et al.
Published: (2024)

Thales: Formulating and Estimating Architectural Vulnerability Factors for DNN Accelerators
by: Tyagi, Abhishek, et al.
Published: (2022)

Palermo: Improving the Performance of Oblivious Memory using Protocol-Hardware Co-Design
by: Ye, Haojie, et al.
Published: (2024)

Towards Closing the Performance Gap for Cryptographic Kernels Between CPUs and Specialized Hardware
by: Zhang, Naifeng, et al.
Published: (2025)

An Investigation of Hardware Security Bug Characteristics in Open-Source Projects
by: Ah-kiow, Joey, et al.
Published: (2024)

Security Analysis of Universal Circuits as a Mechanism for Hardware Obfuscation
by: Abideen, Zain Ul, et al.
Published: (2026)

Side-Channel Extraction of Dataflow AI Accelerator Hardware Parameters
by: Lomet, Guillaume, et al.
Published: (2025)