GRAU: Generic Reconfigurable Activation Unit Design for Neural Network Hardware Accelerators

Documenti analoghi

• BiKA: Kolmogorov-Arnold-Network-inspired Ultra Lightweight Neural Network Hardware Accelerator
  di: Liu, Yuhao, et al.
  Pubblicazione: (2026)
• Bitwise Systolic Array Architecture for Runtime-Reconfigurable Multi-precision Quantized Multiplication on Hardware Accelerators
  di: Liu, Yuhao, et al.
  Pubblicazione: (2026)
• AxOMaP: Designing FPGA-based Approximate Arithmetic Operators using Mathematical Programming
  di: Sahoo, Siva Satyendra, et al.
  Pubblicazione: (2023)
• Comprehensive Design Space Exploration for Tensorized Neural Network Hardware Accelerators
  di: Zhang, Jinsong, et al.
  Pubblicazione: (2025)
• A Configurable and Efficient Memory Hierarchy for Neural Network Hardware Accelerator
  di: Bause, Oliver, et al.
  Pubblicazione: (2024)