Imagen de Portada

GRAU: Generic Reconfigurable Activation Unit Design for Neural Network Hardware Accelerators

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Liu, Yuhao, Ullah, Salim, Kumar, Akash
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture Artificial Intelligence
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

BiKA: Kolmogorov-Arnold-Network-inspired Ultra Lightweight Neural Network Hardware Accelerator
por: Liu, Yuhao, et al.
Publicado: (2026)

Bitwise Systolic Array Architecture for Runtime-Reconfigurable Multi-precision Quantized Multiplication on Hardware Accelerators
por: Liu, Yuhao, et al.
Publicado: (2026)

AxOMaP: Designing FPGA-based Approximate Arithmetic Operators using Mathematical Programming
por: Sahoo, Siva Satyendra, et al.
Publicado: (2023)

Comprehensive Design Space Exploration for Tensorized Neural Network Hardware Accelerators
por: Zhang, Jinsong, et al.
Publicado: (2025)

A Configurable and Efficient Memory Hierarchy for Neural Network Hardware Accelerator
por: Bause, Oliver, et al.
Publicado: (2024)

Sparsity-Aware Hardware-Software Co-Design of Spiking Neural Networks: An Overview
por: Aliyev, Ilkin, et al.
Publicado: (2024)

Hey AI, Generate Me a Hardware Code! Agentic AI-based Hardware Design & Verification
por: Gadde, Deepak Narayan, et al.
Publicado: (2025)

Accelerating Post-Quantum Cryptography via LLM-Driven Hardware-Software Co-Design
por: Liao, Yuchao, et al.
Publicado: (2026)

Towards Efficient IMC Accelerator Design Through Joint Hardware-Workload Co-optimization
por: Krestinskaya, Olga, et al.
Publicado: (2024)

Optimizing Neural Networks with Learnable Non-Linear Activation Functions via Lookup-Based FPGA Acceleration
por: Yin, Mengyuan, et al.
Publicado: (2025)

A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs
por: Dang, Peng, et al.
Publicado: (2024)

Monitor Placement for Fault Localization in Deep Neural Network Accelerators
por: Liu, Wei-Kai
Publicado: (2023)

EdgeCIM: A Hardware-Software Co-Design for CIM-Based Acceleration of Small Language Models
por: Bazzi, Jinane, et al.
Publicado: (2026)

Hardware Acceleration of LLMs: A comprehensive survey and comparison
por: Koilia, Nikoletta, et al.
Publicado: (2024)

HiAER-Spike Software-Hardware Reconfigurable Platform for Event-Driven Neuromorphic Computing at Scale
por: Frank, Gwenevere, et al.
Publicado: (2026)

BETA: Binarized Energy-Efficient Transformer Accelerator at the Edge
por: Ji, Yuhao, et al.
Publicado: (2024)

APSQ: Additive Partial Sum Quantization with Algorithm-Hardware Co-Design
por: Tan, Yonghao, et al.
Publicado: (2025)

BF-IMNA: A Bit Fluid In-Memory Neural Architecture for Neural Network Acceleration
por: Rakka, Mariam, et al.
Publicado: (2024)

Beyond Moore's Law: Harnessing the Redshift of Generative AI with Effective Hardware-Software Co-Design
por: Yazdanbakhsh, Amir
Publicado: (2025)

Using the Abstract Computer Architecture Description Language to Model AI Hardware Accelerators
por: Müller, Mika Markus, et al.
Publicado: (2024)

Accelerating MRI Uncertainty Estimation with Mask-based Bayesian Neural Network
por: Zhang, Zehuan, et al.
Publicado: (2024)

FPGA-Based Neural Network Accelerators for Space Applications: A Survey
por: Antunes, Pedro, et al.
Publicado: (2025)

Salca: A Sparsity-Aware Hardware Accelerator for Efficient Long-Context Attention Decoding
por: Fan, Wang, et al.
Publicado: (2026)

ApproXAI: Energy-Efficient Hardware Acceleration of Explainable AI using Approximate Computing
por: Siddique, Ayesha, et al.
Publicado: (2025)

On-Chip Hardware-Aware Quantization for Mixed Precision Neural Networks
por: Huang, Wei, et al.
Publicado: (2023)

HYPERHEURIST: A Simulated Annealing-Based Control Framework for LLM-Driven Code Generation in Optimized Hardware Design
por: Ahir, Shiva, et al.
Publicado: (2026)

Hardware-Assisted Virtualization of Neural Processing Units for Cloud Platforms
por: Xue, Yuqi, et al.
Publicado: (2024)

Multi-Dimensional Reconfigurable, Physically Composable Hybrid Diffractive Optical Neural Network
por: Yin, Ziang, et al.
Publicado: (2024)

Exploration of Unary Arithmetic-Based Matrix Multiply Units for Low Precision DL Accelerators
por: Vellaisamy, Prabhu, et al.
Publicado: (2026)

Towards LLM-based Root Cause Analysis of Hardware Design Failures
por: Qiu, Siyu, et al.
Publicado: (2025)

Embedded FPGA Acceleration of Brain-Like Neural Networks: Online Learning to Scalable Inference
por: Hafiz, Muhammad Ihsan Al, et al.
Publicado: (2025)

SpikeX: Exploring Accelerator Architecture and Network-Hardware Co-Optimization for Sparse Spiking Neural Networks
por: Xu, Boxun, et al.
Publicado: (2025)

Agent Factories for High Level Synthesis: How Far Can General-Purpose Coding Agents Go in Hardware Optimization?
por: Bhandwaldar, Abhishek, et al.
Publicado: (2026)

Characterizing Soft-Error Resiliency in Arm's Ethos-U55 Embedded Machine Learning Accelerator
por: Tyagi, Abhishek, et al.
Publicado: (2024)

Adaptive Robotic Arm Control with a Spiking Recurrent Neural Network on a Digital Accelerator
por: Linares-Barranco, Alejandro, et al.
Publicado: (2024)

Shavette: Low Power Neural Network Acceleration via Algorithm-level Error Detection and Undervolting
por: Rinkinen, Mikael, et al.
Publicado: (2024)

Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation
por: Pinckney, Nathaniel, et al.
Publicado: (2024)

AIRCHITECT v2: Learning the Hardware Accelerator Design Space through Unified Representations
por: Seo, Jamin, et al.
Publicado: (2025)

Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs
por: Sabih, Muhammad, et al.
Publicado: (2025)

Extending Straight-Through Estimation for Robust Neural Networks on Analog CIM Hardware
por: Feng, Yuannuo, et al.
Publicado: (2025)