Cover Image

Real-Time Stream Compaction for Sparse Machine Learning on FPGAs

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Neu, Marc, Haide, Isabel, Ferber, Torben, Becker, Jürgen
Format:	Preprint
Published:	2026
Subjects:	High Energy Physics - Experiment Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

SparsePixels: Efficient Convolution for Sparse Data on FPGAs
by: Tsoi, Ho Fung, et al.
Published: (2025)

Real-Time Graph-based Point Cloud Networks on FPGAs via Stall-Free Deep Pipelining
by: Neu, Marc, et al.
Published: (2025)

Ultra Fast Transformers on FPGAs for Particle Physics Experiments
by: Jiang, Zhixing, et al.
Published: (2024)

Reconfigurable Computing Challenge: Real-Time Graph Neural Networks for Online Event Selection in Big Science
by: Neu, Marc, et al.
Published: (2026)

TrackCore-F: Deploying Transformer-Based Subatomic Particle Tracking on FPGAs
by: Blankestijn, Arjan, et al.
Published: (2025)

JEDI-linear: Fast and Efficient Graph Neural Networks for Jet Tagging on FPGAs
by: Que, Zhiqiang, et al.
Published: (2025)

Real-time Graph Building on FPGAs for Machine Learning Trigger Applications in Particle Physics
by: Neu, Marc, et al.
Published: (2023)

SoCks - Simplifying Firmware and Software Integration for Heterogeneous SoCs
by: Fuchs, Marvin, et al.
Published: (2025)

da4ml: Distributed Arithmetic for Real-time Neural Networks on FPGAs
by: Sun, Chang, et al.
Published: (2025)

hls4ml: A Flexible, Open-Source Platform for Deep Learning Acceleration on Reconfigurable Hardware
by: Schulte, Jan-Frederik, et al.
Published: (2025)

Machine Learning on Heterogeneous, Edge, and Quantum Hardware for Particle Physics (ML-HEQUPP)
by: Gonski, Julia, et al.
Published: (2026)

Analysis of Hardware Synthesis Strategies for Machine Learning in Collider Trigger and Data Acquisition
by: Jia, Haoyi, et al.
Published: (2024)

HGQ-LUT: Fast LUT-Aware Training and Efficient Architectures for DNN Inference
by: Sun, Chang, et al.
Published: (2026)

AIE4ML: An End-to-End Framework for Compiling Neural Networks for the Next Generation of AMD AI Engines
by: Danopoulos, Dimitrios, et al.
Published: (2025)

Trikarenos: Design and Experimental Characterization of a Fault-Tolerant 28nm RISC-V-based SoC
by: Rogenmoser, Michael, et al.
Published: (2024)

Single Event Upsets characterization of 65 nm CMOS 6T and 8T SRAM cells for ground level environment
by: Malagon, Daniel, et al.
Published: (2024)

Hardware-Aware Design of a GNN-Based Hit Filtering Algorithm for the Belle II Level-1 Trigger
by: Heine, Greta, et al.
Published: (2026)

Hardware-Accelerated GNN-based Hit Filtering for the Belle II Level-1 Trigger
by: Heine, Greta, et al.
Published: (2025)

KANELÉ: Kolmogorov-Arnold Networks for Efficient LUT-based Evaluation
by: Hoang, Duc, et al.
Published: (2025)

Position: The Need for Ultrafast Training
by: Hoang, Duc
Published: (2026)

Design and Implementation of Washing Machine HUD Using FPGAs
by: Stites, Norman, et al.
Published: (2025)

Work-in-Progress: Real-Time Neural Network Inference on a Custom RISC-V Multicore Vector Processor
by: Kirschner, Maximilian, et al.
Published: (2024)

DPUConfig: Optimizing ML Inference in FPGAs Using Reinforcement Learning
by: Patras, Alexandros, et al.
Published: (2026)

Optimising Iteration Scheduling for Full-State Vector Simulation of Quantum Circuits on FPGAs
by: Moawad, Youssef, et al.
Published: (2024)

Critical Path Aware Timing-Driven Global Placement for Large-Scale Heterogeneous FPGAs
by: Jiang, He, et al.
Published: (2025)

Wavelet Based Frequency Detection Using FPGAs
by: Hill, Caleb, et al.
Published: (2024)

Interconnect-Aware Logic Resynthesis for Multi-Die FPGAs
by: Wang, Xiaoke, et al.
Published: (2026)

Duet: Creating Harmony between Processors and Embedded FPGAs
by: Li, Ang, et al.
Published: (2023)

Studying the Degradation of Propagation Delay on FPGAs at the European XFEL
by: Lanzieri, Leandro, et al.
Published: (2024)

Leveraging Application-Specific Knowledge for Energy-Efficient Deep Learning Accelerators on Resource-Constrained FPGAs
by: Qian, Chao
Published: (2025)

RidgeWalker: Perfectly Pipelined Graph Random Walks on FPGAs
by: Tan, Hongshi, et al.
Published: (2026)

Fast Generation of Custom Floating-Point Spatial Filters on FPGAs
by: Campos, Nelson, et al.
Published: (2024)

smallNet: Implementation of a convolutional layer in tiny FPGAs
by: Bascuñán, Fernanda Zapata, et al.
Published: (2025)

GreenFPGA: Evaluating FPGAs as Environmentally Sustainable Computing Solutions
by: Sudarshan, Chetan Choppali, et al.
Published: (2023)

Small Logic-based Multipliers with Incomplete Sub-Multipliers for FPGAs
by: Böttcher, Andreas, et al.
Published: (2024)

Lightweight Congruence Profiling for Early Design Exploration of Heterogeneous FPGAs
by: Boston, Allen, et al.
Published: (2025)

Accelerating Boolean Constraint Propagation for Efficient SAT-Solving on FPGAs
by: Govindasamy, Hariprasadh, et al.
Published: (2024)

Efficient Approaches for GEMM Acceleration on Leading AI-Optimized FPGAs
by: Taka, Endri, et al.
Published: (2024)

Real-time graph neural networks on FPGAs for the Belle II electromagnetic calorimeter
by: Haide, I., et al.
Published: (2026)

Efficient Sparse Processing-in-Memory Architecture (ESPIM) for Machine Learning Inference
by: He, Mingxuan, et al.
Published: (2024)