Copertina

LeGend: A Data-Driven Framework for Lemma Generation in Hardware Model Checking

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Miao, Mingkai, Hu, Guangyu, Zhang, Wei, Zhang, Hongce
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture Software Engineering
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

AutoINV: Automated Invariant Generation Framework for Formal Verification on High-Level Synthesis Designs
di: Zhou, Xiaofeng, et al.
Pubblicazione: (2026)

EquivFusion: Unifying Hardware Equivalence Checking from Algorithms to Netlists via MLIR
di: Zhu, Jiaying, et al.
Pubblicazione: (2026)

EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning
di: Hu, Guangyu, et al.
Pubblicazione: (2026)

AutoPDR: Circuit-Aware Solver Configuration Prediction for Hardware Model Checking
di: Hu, Guangyu, et al.
Pubblicazione: (2026)

ITHICA: Intra-Thread Instruction Checking Approach for Defect-Induced Silent Data Corruptions
di: Vavelidou, Ioanna, et al.
Pubblicazione: (2026)

BDD2Seq: Enabling Scalable Reversible-Circuit Synthesis via Graph-to-Sequence Learning
di: Miao, Mingkai, et al.
Pubblicazione: (2025)

C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap
di: Collini, Luca, et al.
Pubblicazione: (2024)

The Argument for Meta-Modeling-Based Approaches to Hardware Generation Languages
di: Schreiner, Johannes, et al.
Pubblicazione: (2024)

FuzzWiz -- Fuzzing Framework for Efficient Hardware Coverage
di: Gadde, Deepak Narayan, et al.
Pubblicazione: (2024)

KernelCraft: Benchmarking for Agentic Close-to-Metal Kernel Generation on Emerging Hardware
di: Nie, Jiayi, et al.
Pubblicazione: (2026)

Exploring Code Language Models for Automated HLS-based Hardware Generation: Benchmark, Infrastructure and Analysis
di: Gai, Jiahao, et al.
Pubblicazione: (2025)

A Vertically Integrated Framework for Templatized Chip Design
di: Kim, Jeongeun, et al.
Pubblicazione: (2025)

Offloading Data Center Tax
di: Revankar, Akshay, et al.
Pubblicazione: (2025)

A Novel HDL Code Generator for Effectively Testing FPGA Logic Synthesis Compilers
di: Xu, Zhihao, et al.
Pubblicazione: (2024)

DRCY: Agentic Hardware Design Reviews
di: Dumont, Kyle, et al.
Pubblicazione: (2026)

FLAG: Formal and LLM-assisted SVA Generation for Formal Specifications of On-Chip Communication Protocols
di: Shih, Yu-An, et al.
Pubblicazione: (2025)

MEIC: Re-thinking RTL Debug Automation using LLMs
di: Xu, Ke, et al.
Pubblicazione: (2024)

UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
di: Ye, Junhao, et al.
Pubblicazione: (2026)

Is Agentic AI Ready for Real-World Hardware Engineering? A Deep Dive with Phoenix-bench
di: Zou, Qingyun, et al.
Pubblicazione: (2026)

Hardware.jl - An MLIR-based Julia HLS Flow (Work in Progress)
di: Short, Benedict, et al.
Pubblicazione: (2025)

ChiseLLM: Unleashing the Power of Reasoning LLMs for Chisel Agile Hardware Development
di: Wang, Bowei, et al.
Pubblicazione: (2025)

A Survey: Collaborative Hardware and Software Design in the Era of Large Language Models
di: Guo, Cong, et al.
Pubblicazione: (2024)

VFocus: Better Verilog Generation from Large Language Model via Focused Reasoning
di: Zhao, Zhuorui, et al.
Pubblicazione: (2025)

The Cream Rises to the Top: Efficient Reranking Method for Verilog Code Generation
di: Yang, Guang, et al.
Pubblicazione: (2025)

Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
di: Armato, Antonino, et al.
Pubblicazione: (2026)

FormalRTL: Verified RTL Synthesis at Scale
di: Li, Kezhi, et al.
Pubblicazione: (2026)

Using LLMs to Facilitate Formal Verification of RTL
di: Orenes-Vera, Marcelo, et al.
Pubblicazione: (2023)

Structural Mutation Based Differential Testing for FPGA Logic Synthesis Compilers
di: Xu, Zhihao, et al.
Pubblicazione: (2025)

Scalable Software Testing in Fast Virtual Platforms: Leveraging SystemC, QEMU and Containerization
di: Jünger, Lukas, et al.
Pubblicazione: (2025)

Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation
di: Liu, Jiale, et al.
Pubblicazione: (2026)

AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models
di: Zhang, Haoyi, et al.
Pubblicazione: (2024)

David vs. Goliath: Can Small Models Win Big with Agentic AI in Hardware Design?
di: Shankar, Shashwat, et al.
Pubblicazione: (2025)

Beyond Random Inputs: A Novel ML-Based Hardware Fuzzing
di: Rostami, Mohamadreza, et al.
Pubblicazione: (2024)

GreenMalloc: Allocator Optimisation for Industrial Workloads
di: Dakhama, Aidan, et al.
Pubblicazione: (2025)

Bridging the Gap: Physical PCI Device Integration Into SystemC-TLM Virtual Platforms
di: Bosbach, Nils, et al.
Pubblicazione: (2025)

Selective Parallel Loading of Large-Scale Compressed Graphs with ParaGrapher
di: Esfahani, Mohsen Koohi, et al.
Pubblicazione: (2024)

VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction
di: Wang, Ning, et al.
Pubblicazione: (2025)

IncreRTL: Traceability-Guided Incremental RTL Generation under Requirement Evolution
di: Chen, Luanrong, et al.
Pubblicazione: (2026)

RTLRewriter: Methodologies for Large Models aided RTL Code Optimization
di: Yao, Xufeng, et al.
Pubblicazione: (2024)

A High-level Synthesis Toolchain for the Julia Language
di: Short, Benedict, et al.
Pubblicazione: (2025)