Image de couverture de livre

SAILOR: A Scalable and Energy-Efficient Ultra-Lightweight RISC-V for IoT Security

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Ewert, Christian, Hardow, Tim, Fritsch, Melf, Dietrich, Leon, Strunck, Henrik, Buchty, Rainer, Berekovic, Mladen, Mulhem, Saleh
Format:	Preprint
Publié:	2026
Sujets:	Cryptography and Security Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Nail: Not Another Fault-Injection Framework for Chisel-generated RTL
par: Sehm, Robin, et autres
Publié: (2025)

Lightweight Unified Sha-3/Shake Architecture with a Fault-Resilient State
par: Ewert, Christian, et autres
Publié: (2025)

Secure Software/Hardware Hybrid In-Field Testing for System-on-Chip
par: Mulhem, Saleh, et autres
Publié: (2024)

SystemC Model of Power Side-Channel Attacks Against AI Accelerators: Superstition or not?
par: Nešković, Andrija, et autres
Publié: (2023)

IMS: Intelligent Hardware Monitoring System for Secure SoCs
par: Foudhaili, Wadid, et autres
Publié: (2026)

Reconfigurable Edge Hardware for Intelligent IDS: Systematic Approach
par: Foudhaili, Wadid, et autres
Publié: (2024)

Robust Beam Codebooks for mmWave/THz Systems: Toward a Stochastic RL Approach
par: Nechi, Anouar, et autres
Publié: (2026)

A RISC-V SOC for Terahertz IoT Devices: Implementation and design challenges
par: Zhong, Xinchao, et autres
Publié: (2024)

PELS: A Lightweight and Flexible Peripheral Event Linking System for Ultra-Low Power IoT Processors
par: Ottaviano, Alessandro, et autres
Publié: (2023)

Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
par: Pham, Anh Kiet, et autres
Publié: (2026)

AraXL: A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors
par: Purayil, Navaneeth Kunhi, et autres
Publié: (2025)

Enable Lightweight and Precision-Scalable Posit/IEEE-754 Arithmetic in RISC-V Cores for Transprecision Computing
par: Li, Qiong, et autres
Publié: (2025)

Late Breaking Results: Boosting Efficient Dual-Issue Execution on Lightweight RISC-V Cores
par: Colagrande, Luca, et autres
Publié: (2026)

Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes
par: Caon, Michele, et autres
Publié: (2024)

Automatic Microarchitecture-Aware Custom Instruction Design for RISC-V Processors
par: Rezunov, Evgenii, et autres
Publié: (2025)

MARVEL: An End-to-End Framework for Generating Model-Class Aware Custom RISC-V Extensions for Lightweight AI
par: M, Ajay Kumar, et autres
Publié: (2025)

A Scalable RISC-V Vector Processor Enabling Efficient Multi-Precision DNN Inference
par: Wang, Chuanning, et autres
Publié: (2024)

SPEED: A Scalable RISC-V Vector Processor Enabling Efficient Multi-Precision DNN Inference
par: Wang, Chuanning, et autres
Publié: (2024)

Secure Authentication in Wireless IoT: Hamming Code Assisted SRAM PUF as Device Fingerprint
par: Lehn, Florian, et autres
Publié: (2026)

MX: Enhancing RISC-V's Vector ISA for Ultra-Low Overhead, Energy-Efficient Matrix Multiplication
par: Perotti, Matteo, et autres
Publié: (2024)

HULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC
par: Valente, Luca, et autres
Publié: (2022)

WebRISC-V: A 64-bit RISC-V Pipeline Simulator for Computer Architecture Classes
par: Giorgi, Roberto, et autres
Publié: (2025)

Wildcat: Educational RISC-V Microprocessors
par: Schoeberl, Martin
Publié: (2025)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller for the Exploration of Ultra-Low-Power Edge Accelerators
par: Machetti, Simone, et autres
Publié: (2024)

Decentor-V: Lightweight ML Training on Low-Power RISC-V Edge Devices
par: Ribeiro, Marcelo, et autres
Publié: (2025)

Hypervisor Extension for a RISC-V Processor
par: Gauchola, Jaume, et autres
Publié: (2024)

Enabling Agile Ambient IoT Networking via a Parameterized Hybrid Radio
par: Lei, Jiazhen, et autres
Publié: (2026)

ControlPULPlet: A Flexible Real-time Multi-core RISC-V Controller for 2.5D Systems-in-package
par: Ottaviano, Alessandro, et autres
Publié: (2024)

ViPSN 2.0: A Reconfigurable Battery-free IoT Platform for Vibration Energy Harvesting
par: Li, Xin, et autres
Publié: (2025)

Low-Cost IoT-Enabled Tele-ECG Monitoring for Resource-Constrained Settings: System Design and Prototype
par: Neupane, Seemron, et autres
Publié: (2026)

MiniFloat-NN and ExSdotp: An ISA Extension and a Modular Open Hardware Unit for Low-Precision Training on RISC-V cores
par: Bertaccini, Luca, et autres
Publié: (2022)

RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
par: Pinto, Sandro, et autres
Publié: (2024)

Scalable Software Testing in Fast Virtual Platforms: Leveraging SystemC, QEMU and Containerization
par: Jünger, Lukas, et autres
Publié: (2025)

Support Vector Machines Classification on Bendable RISC-V
par: Vergos, Polykarpos, et autres
Publié: (2025)

Efficient Implementation of RISC-V Vector Permutation Instructions
par: Titopoulos, Vasileios, et autres
Publié: (2025)

Web-Based Simulator of Superscalar RISC-V Processors
par: Jaros, Jiri, et autres
Publié: (2024)

ARISE: Automating RISC-V Instruction Set Extension
par: Hager-Clukas, Andreas, et autres
Publié: (2025)

Runtime Energy Monitoring for RISC-V Soft-Cores
par: Scionti, Alberto, et autres
Publié: (2025)

Optimizing Energy Efficiency in Subthreshold RISC-V Cores
par: Djupdal, Asbjørn, et autres
Publié: (2025)

Static Hardware Partitioning on RISC-V -- Shortcomings, Limitations, and Prospects
par: Ramsauer, Ralf, et autres
Publié: (2022)