Image de couverture de livre

Shifting in-DRAM

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Tegge, William C., Jones, Alex K.
Format:	Preprint
Publié:	2026
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

GenDRAM:Hardware-Software Co-Design of General Platform in DRAM
par: Lu, Tsung-Han, et autres
Publié: (2026)

Sectored DRAM: A Practical Energy-Efficient and High-Performance Fine-Grained DRAM Architecture
par: Olgun, Ataberk, et autres
Publié: (2022)

EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques
par: Canpolat, Oğuzhan, et autres
Publié: (2025)

Exploring DRAM Cache Prefetching for Pooled Memory
par: Tirumalasetty, Chandrahas, et autres
Publié: (2024)

TDRAM: Tag-enhanced DRAM for Efficient Caching
par: Babaie, Maryam, et autres
Publié: (2024)

ATiM: Autotuning Tensor Programs for Processing-in-DRAM
par: Shin, Yongwon, et autres
Publié: (2024)

Rethinking the Producer-Consumer Relationship in Modern DRAM-Based Systems
par: Patel, Minesh, et autres
Publié: (2024)

Bandwidth-Effective DRAM Cache for GPUs with Storage-Class Memory
par: Hong, Jeongmin, et autres
Publié: (2024)

DRAM-Profiler: An Experimental DRAM RowHammer Vulnerability Profiling Mechanism
par: Zhou, Ranyang, et autres
Publié: (2024)

Membrane: Accelerating Database Analytics with Bank-Level DRAM-PIM Filtering
par: Shekar, Akhil, et autres
Publié: (2025)

Corrigendum to: A Systematic Study of DDR4 DRAM Faults in the Field
par: Beigi, Majed Valad, et autres
Publié: (2024)

LOCALUT: Harnessing Capacity-Computation Tradeoffs for LUT-Based Inference in DRAM-PIM
par: Hong, Junguk, et autres
Publié: (2026)

RACAM: Enhancing DRAM with Reuse-Aware Computation and Automated Mapping for ML Inference
par: Ma, Siyuan, et autres
Publié: (2025)

Shared-PIM: Enabling Concurrent Computation and Data Flow for Faster Processing-in-DRAM
par: Mamdouh, Ahmed, et autres
Publié: (2024)

Self-Managing DRAM: A Low-Cost Framework for Enabling Autonomous and Efficient in-DRAM Operations
par: Hassan, Hasan, et autres
Publié: (2022)

Hardware-Software Co-design for 3D-DRAM-based LLM Serving Accelerator
par: Li, Cong, et autres
Publié: (2026)

SoMa: Identifying, Exploring, and Understanding the DRAM Communication Scheduling Space for DNN Accelerators
par: Cai, Jingwei, et autres
Publié: (2025)

PIM-FW: Hardware-Software Co-Design of All-pairs Shortest Paths in DRAM
par: Lu, Tsung-Han, et autres
Publié: (2025)

PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips
par: Yuksel, Ismail Emir, et autres
Publié: (2025)

DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips
par: Olgun, Ataberk, et autres
Publié: (2022)

A comparative study on power delivery aspects of compute-in/near-memory approaches using DRAM
par: Raman, Siddhartha Raman Sundara, et autres
Publié: (2026)

A Full-Stack Performance Evaluation Infrastructure for 3D-DRAM-based LLM Accelerators
par: Li, Cong, et autres
Publié: (2026)

PIMfused: Near-Bank DRAM-PIM with Fused-layer Dataflow for CNN Data Transfer Optimization
par: Yang, Simei, et autres
Publié: (2025)

Enabling Efficient and Scalable DRAM Read Disturbance Mitigation via New Experimental Insights into Modern DRAM Chips
par: Yağlıkçı, Abdullah Giray
Publié: (2024)

System-Technology Co-Optimization of Bitline Routing and Bonding Pathways in Monolithic 3D DRAM Architectures
par: Lee, Kiseok, et autres
Publié: (2026)

RED: Energy Optimization Framework for eDRAM-based PIM with Reconfigurable Voltage Swing and Retention-aware Scheduling
par: Kim, Jae-Young, et autres
Publié: (2025)

RowPress Vulnerability in Modern DRAM Chips
par: Luo, Haocong, et autres
Publié: (2024)

DreamRAM: A Fine-Grained Configurable Design Space Modeling Tool for Custom 3D Die-Stacked DRAM
par: Cai, Victor, et autres
Publié: (2025)

Sudoku: Decomposing DRAM Address Mapping into Component Functions
par: Wi, Minbok, et autres
Publié: (2025)

Low-Power Encoding for PAM-3 DRAM Bus
par: Nam, Jonghyeon, et autres
Publié: (2024)

MINT: Securely Mitigating Rowhammer with a Minimalist In-DRAM Tracker
par: Qureshi, Moinuddin, et autres
Publié: (2024)

RowPress: Amplifying Read Disturbance in Modern DRAM Chips
par: Luo, Haocong, et autres
Publié: (2023)

DRAMScope: Uncovering DRAM Microarchitecture and Characteristics by Issuing Memory Commands
par: Nam, Hwayong, et autres
Publié: (2024)

GEM3D CIM General Purpose Matrix Computation Using 3D Integrated SRAM eDRAM Hybrid Compute In Memory on Memory Architecture
par: Chakraborty, Subhradip, et autres
Publié: (2026)

Unraveling codes: fast, robust, beyond-bound error correction for DRAM
par: Hamburg, Mike, et autres
Publié: (2024)

Chronus: Understanding and Securing the Cutting-Edge Industry Solutions to DRAM Read Disturbance
par: Canpolat, Oğuzhan, et autres
Publié: (2025)

Variable Read Disturbance: An Experimental Analysis of Temporal Variation in DRAM Read Disturbance
par: Olgun, Ataberk, et autres
Publié: (2025)

ARTEMIS: A Mixed Analog-Stochastic In-DRAM Accelerator for Transformer Neural Networks
par: Afifi, Salma, et autres
Publié: (2024)

Sangam: Chiplet-Based DRAM-PIM Accelerator with CXL Integration for LLM Inferencing
par: Kiyawat, Khyati, et autres
Publié: (2025)

Understanding the Security Benefits and Overheads of Emerging Industry Solutions to DRAM Read Disturbance
par: Canpolat, Oğuzhan, et autres
Publié: (2024)