Copertina

Capstone: Power-Capped Pipelining for Coarse-Grained Reconfigurable Array Compilers

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Yarzada, Sabrina, Torng, Christopher
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Algorithm-Driven On-Chip Integration for High Density and Low Cost
di: Kim, Jeongeun, et al.
Pubblicazione: (2025)

PowerFlow-DNN: Compiler-Directed Fine-Grained Power Orchestration for End-to-End Edge AI Inference
di: Chen, Paul, et al.
Pubblicazione: (2026)

Mapping code on Coarse Grained Reconfigurable Arrays using a SAT solver
di: Tirelli, Cristian, et al.
Pubblicazione: (2025)

HeLEx: A Heterogeneous Layout Explorer for Spatial Elastic Coarse-Grained Reconfigurable Arrays
di: Du, Alan Jia Bao, et al.
Pubblicazione: (2025)

NEURA: A Unified and Retargetable Compilation Framework for Coarse-Grained Reconfigurable Architectures
di: Li, Shangkun, et al.
Pubblicazione: (2026)

DICE: Enabling Efficient General-Purpose SIMT Execution with Statically Scheduled Coarse-Grained Reconfigurable Arrays
di: Wang, Jiayi, et al.
Pubblicazione: (2026)

A Vertically Integrated Framework for Templatized Chip Design
di: Kim, Jeongeun, et al.
Pubblicazione: (2025)

SAT-MapIt: A SAT-based Modulo Scheduling Mapper for Coarse Grain Reconfigurable Architectures
di: Tirelli, Cristian, et al.
Pubblicazione: (2025)

An FPGA Compiler for On-the-Fly Adaptive CNN Deployment and Reconfiguration
di: Mazouz, Alaa, et al.
Pubblicazione: (2025)

Building a Reusable and Extensible Automatic Compiler Infrastructure for Reconfigurable Devices
di: Zang, Zhenya, et al.
Pubblicazione: (2023)

FastCaps: A Design Methodology for Accelerating Capsule Network on Field Programmable Gate Arrays
di: Rahoof, Abdul, et al.
Pubblicazione: (2025)

Atomique: A Quantum Compiler for Reconfigurable Neutral Atom Arrays
di: Wang, Hanrui, et al.
Pubblicazione: (2023)

CapsBeam: Accelerating Capsule Network based Beamformer for Ultrasound Non-Steered Plane Wave Imaging on Field Programmable Gate Array
di: Rahoof, Abdul, et al.
Pubblicazione: (2025)

Guac: Energy-Aware and SSA-Based Generation of Coarse-Grained Merged Accelerators from LLVM-IR
di: Brumar, Iulian, et al.
Pubblicazione: (2024)

Sim-FA: A GPGPU Simulator Framework for Fine-Grained FlashAttention Pipeline Analysis
di: Zhou, Zhongchun, et al.
Pubblicazione: (2026)

Ouroboros: Wafer-Scale SRAM CIM with Token-Grained Pipelining for Large Language Model Inference
di: Liu, Yiqi, et al.
Pubblicazione: (2026)

CMAX-CAMEL: A Coarse-to-Fine Adaptive, Memory-Efficient, and Low-Power Edge Processor for Contrast Maximization
di: Min, Kyeongpil, et al.
Pubblicazione: (2026)

FORTALESA: Fault-Tolerant Reconfigurable Systolic Array for DNN Inference
di: Cherezova, Natalia, et al.
Pubblicazione: (2025)

ReDas: A Lightweight Architecture for Supporting Fine-Grained Reshaping and Multiple Dataflows on Systolic Array
di: Han, Meng, et al.
Pubblicazione: (2023)

CODO: An Automated Compiler for Comprehensive Dataflow Optimization
di: Zhang, Weichuang, et al.
Pubblicazione: (2026)

Compilation and Execution of an Embeddable YOLO-NAS on the VTA
di: Faure-Gignoux, Anthony, et al.
Pubblicazione: (2026)

Reconfigurable Stream Network Architecture
di: Wang, Chengyue, et al.
Pubblicazione: (2024)

Revet: A Language and Compiler for Dataflow Threads
di: Rucker, Alexander, et al.
Pubblicazione: (2023)

ATLAS: A Self-Supervised and Cross-Stage Netlist Power Model for Fine-Grained Time-Based Layout Power Analysis
di: Li, Wenkai, et al.
Pubblicazione: (2025)

PowerGenie: Analytically-Guided Evolutionary Discovery of Superior Reconfigurable Power Converters
di: Gao, Jian, et al.
Pubblicazione: (2026)

Bombyx: OpenCilk Compilation for FPGA Hardware Acceleration
di: Shahawy, Mohamed, et al.
Pubblicazione: (2025)

PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators
di: Sun, Xiaotian, et al.
Pubblicazione: (2024)

Bitwise Systolic Array Architecture for Runtime-Reconfigurable Multi-precision Quantized Multiplication on Hardware Accelerators
di: Liu, Yuhao, et al.
Pubblicazione: (2026)

JugglePAC: A Pipelined Accumulation Circuit
di: Houraniah, Ahmad, et al.
Pubblicazione: (2023)

LUTstructions: Self-loading FPGA-based Reconfigurable Instructions
di: Papaphilippou, Philippos
Pubblicazione: (2026)

OpenACM: An Open-Source SRAM-Based Approximate CiM Compiler
di: Zhou, Yiqi, et al.
Pubblicazione: (2026)

From PyTorch to Calyx: An Open-Source Compiler Toolchain for ML Accelerators
di: Xie, Jiahan, et al.
Pubblicazione: (2025)

Be CIM or Be Memory: A Dual-mode-aware DNN Compiler for CIM Accelerators
di: Zhao, Shixin, et al.
Pubblicazione: (2025)

A Dataflow Compiler for Efficient LLM Inference using Custom Microscaling Formats
di: Cheng, Jianyi, et al.
Pubblicazione: (2023)

Switchable Single/Dual Edge Registers for Pipeline Architecture
di: Singh, Suyash Vardhan, et al.
Pubblicazione: (2024)

A Reconfigurable Framework for AI-FPGA Agent Integration and Acceleration
di: Yunusoglu, Aybars, et al.
Pubblicazione: (2026)

Evolution, Challenges, and Optimization in Computer Architecture: The Role of Reconfigurable Systems
di: Ederhion, Jefferson, et al.
Pubblicazione: (2024)

TLX: Hardware-Native, Evolvable MIMW GPU Compiler for Large-scale Production Environments
di: Guan, Yue, et al.
Pubblicazione: (2026)

RidgeWalker: Perfectly Pipelined Graph Random Walks on FPGAs
di: Tan, Hongshi, et al.
Pubblicazione: (2026)

AccelSync: Verifying Synchronization Coverage in Accelerator Pipeline Programs
di: An, Hangcheng, et al.
Pubblicazione: (2026)