Imagen de Portada

SHIELD8-UAV: Sequential 8-bit Hardware Implementation of a Precision-Aware 1D-F-CNN for Low-Energy UAV Acoustic Detection and Temporal Tracking

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Ghanta, Susmita, Nathwani, Karan, Chaurasiya, Rohit
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture Computer Vision and Pattern Recognition Numerical Analysis Signal Processing
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Implementation of a 8-bit Wallace Tree Multiplier
por: Biswas, Ayan, et al.
Publicado: (2025)

NX-CGRA: A Programmable Hardware Accelerator for Core Transformer Algorithms on Edge Devices
por: Prasad, Rohit
Publicado: (2025)

Hardware-Efficient Accurate 4-bit Multiplier for Xilinx 7 Series FPGAs
por: Kida, Misaki, et al.
Publicado: (2025)

Hardware Generation and Exploration of Lookup Table-Based Accelerators for 1.58-bit LLM Inference
por: Geens, Robin, et al.
Publicado: (2026)

Design and accuracy trade-offs in Computational Statistics
por: Xu, Tiancheng, et al.
Publicado: (2025)

Efficient FRW Transitions via Stochastic Finite Differences for Handling Non-Stratified Dielectrics
por: Huang, Jiechen, et al.
Publicado: (2025)

PULSE: Parametric Hardware Units for Low-power Sparsity-Aware Convolution Engine
por: Aliyev, Ilkin, et al.
Publicado: (2024)

TMA-Adaptive FP8 Grouped GEMM: Eliminating Padding Requirements in Low-Precision Training and Inference on Hopper
por: Su, Zhongling, et al.
Publicado: (2025)

A Power-Efficient Hardware Implementation of L-Mul
por: Chen, Ruiqi, et al.
Publicado: (2024)

HAPM -- Hardware Aware Pruning Method for CNN hardware accelerators in resource constrained devices
por: Peccia, Federico Nicolas, et al.
Publicado: (2024)

SHIELD: A Segmented Hierarchical Memory Architecture for Energy-Efficient LLM Inference on Edge NPUs
por: Zhang, Jintao, et al.
Publicado: (2026)

On Approximate 8-bit Floating-Point Operations Using Integer Operations
por: Lindberg, Theodor, et al.
Publicado: (2024)

ARMOR: Robust and Efficient CNN-Based SAR ATR through Model-Hardware Co-Design
por: Wickramasinghe, Sachini, et al.
Publicado: (2026)

bitSMM: A bit-Serial Matrix Multiplication Accelerator
por: Antunes, Pedro, et al.
Publicado: (2026)

Partially-Precise Computing Paradigm for Efficient Hardware Implementation of Application-Specific Embedded Systems
por: Faryabi, Mohsen, et al.
Publicado: (2024)

Increasing the Energy-Efficiency of Wearables Using Low-Precision Posit Arithmetic with PHEE
por: Mallasén, David, et al.
Publicado: (2025)

Memory-Guided Unified Hardware Accelerator for Mixed-Precision Scientific Computing
por: Wang, Chuanzhen, et al.
Publicado: (2026)

TTP: A Hardware-Efficient Design for Precise Prefetching in Ray Tracing
por: Tozlu, Yavuz Selim, et al.
Publicado: (2026)

Energy-Aware Deep Learning on Resource-Constrained Hardware
por: Millar, Josh, et al.
Publicado: (2025)

A Novel FPGA-based CNN Hardware Accelerator: Optimization for Convolutional Layers using Karatsuba Ofman Multiplier
por: Sarkar, Amit
Publicado: (2024)

MiniFloat-NN and ExSdotp: An ISA Extension and a Modular Open Hardware Unit for Low-Precision Training on RISC-V cores
por: Bertaccini, Luca, et al.
Publicado: (2022)

StruM: Structured Mixed Precision for Efficient Deep Learning Hardware Codesign
por: Wu, Michael, et al.
Publicado: (2025)

Hardware-Aware DNN Compression for Homogeneous Edge Devices
por: Zhang, Kunlong, et al.
Publicado: (2025)

Hardware vs. Software Implementation of Warp-Level Features in Vortex RISC-V GPU
por: Pu, Huanzhi, et al.
Publicado: (2025)

M2XFP: A Metadata-Augmented Microscaling Data Format for Efficient Low-bit Quantization
por: Hu, Weiming, et al.
Publicado: (2026)

M-ANT: Efficient Low-bit Group Quantization for LLMs via Mathematically Adaptive Numerical Type
por: Hu, Weiming, et al.
Publicado: (2025)

HyDRA: Deadline and Reuse-Aware Cacheability for Hardware Accelerators
por: Agarwal, Ayushi, et al.
Publicado: (2026)

Gaze into the Pattern: Characterizing Spatial Patterns with Internal Temporal Correlations for Hardware Prefetching
por: Chen, Zixiao, et al.
Publicado: (2024)

Energy-Efficient Hardware Acceleration of Whisper ASR on a CGLA
por: Ando, Takuto, et al.
Publicado: (2025)

eXmY: A Data Type and Technique for Arbitrary Bit Precision Quantization
por: Agrawal, Aditya, et al.
Publicado: (2024)

Efficient Hardware Accelerator Based on Medium Granularity Dataflow for SpTRSV
por: Chen, Qian, et al.
Publicado: (2024)

An Efficient Hardware Implementation of Elliptic Curve Point Multiplication over $GF(2^m)$ on FPGA
por: Kumari, Ruby, et al.
Publicado: (2025)

A Time- and Energy-Efficient CNN with Dense Connections on Memristor-Based Chips
por: Zhou, Wenyong, et al.
Publicado: (2025)

Design Environment of Quantization-Aware Edge AI Hardware for Few-Shot Learning
por: Kanda, R., et al.
Publicado: (2026)

AutoPDR: Circuit-Aware Solver Configuration Prediction for Hardware Model Checking
por: Hu, Guangyu, et al.
Publicado: (2026)

Efficient Precision-Scalable Hardware for Microscaling (MX) Processing in Robotics Learning
por: Cuyckens, Stef, et al.
Publicado: (2025)

Low Power Vision Transformer Accelerator with Hardware-Aware Pruning and Optimized Dataflow
por: Hsiung, Ching-Lin, et al.
Publicado: (2025)

Adaptive Cache Pollution Control for Large Language Model Inference Workloads Using Temporal CNN-Based Prediction and Priority-Aware Replacement
por: Liu, Songze, et al.
Publicado: (2025)

Bit-Width-Aware Design Environment for Few-Shot Learning on Edge AI Hardware
por: Kanda, R., et al.
Publicado: (2026)

Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12nm FinFET
por: Scheffler, Paul, et al.
Publicado: (2025)