Copertina

SHIELD8-UAV: Sequential 8-bit Hardware Implementation of a Precision-Aware 1D-F-CNN for Low-Energy UAV Acoustic Detection and Temporal Tracking

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Ghanta, Susmita, Nathwani, Karan, Chaurasiya, Rohit
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture Computer Vision and Pattern Recognition Numerical Analysis Signal Processing
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Implementation of a 8-bit Wallace Tree Multiplier
di: Biswas, Ayan, et al.
Pubblicazione: (2025)

NX-CGRA: A Programmable Hardware Accelerator for Core Transformer Algorithms on Edge Devices
di: Prasad, Rohit
Pubblicazione: (2025)

Hardware-Efficient Accurate 4-bit Multiplier for Xilinx 7 Series FPGAs
di: Kida, Misaki, et al.
Pubblicazione: (2025)

Hardware Generation and Exploration of Lookup Table-Based Accelerators for 1.58-bit LLM Inference
di: Geens, Robin, et al.
Pubblicazione: (2026)

Design and accuracy trade-offs in Computational Statistics
di: Xu, Tiancheng, et al.
Pubblicazione: (2025)

Efficient FRW Transitions via Stochastic Finite Differences for Handling Non-Stratified Dielectrics
di: Huang, Jiechen, et al.
Pubblicazione: (2025)

PULSE: Parametric Hardware Units for Low-power Sparsity-Aware Convolution Engine
di: Aliyev, Ilkin, et al.
Pubblicazione: (2024)

TMA-Adaptive FP8 Grouped GEMM: Eliminating Padding Requirements in Low-Precision Training and Inference on Hopper
di: Su, Zhongling, et al.
Pubblicazione: (2025)

A Power-Efficient Hardware Implementation of L-Mul
di: Chen, Ruiqi, et al.
Pubblicazione: (2024)

HAPM -- Hardware Aware Pruning Method for CNN hardware accelerators in resource constrained devices
di: Peccia, Federico Nicolas, et al.
Pubblicazione: (2024)

SHIELD: A Segmented Hierarchical Memory Architecture for Energy-Efficient LLM Inference on Edge NPUs
di: Zhang, Jintao, et al.
Pubblicazione: (2026)

On Approximate 8-bit Floating-Point Operations Using Integer Operations
di: Lindberg, Theodor, et al.
Pubblicazione: (2024)

ARMOR: Robust and Efficient CNN-Based SAR ATR through Model-Hardware Co-Design
di: Wickramasinghe, Sachini, et al.
Pubblicazione: (2026)

bitSMM: A bit-Serial Matrix Multiplication Accelerator
di: Antunes, Pedro, et al.
Pubblicazione: (2026)

Partially-Precise Computing Paradigm for Efficient Hardware Implementation of Application-Specific Embedded Systems
di: Faryabi, Mohsen, et al.
Pubblicazione: (2024)

Increasing the Energy-Efficiency of Wearables Using Low-Precision Posit Arithmetic with PHEE
di: Mallasén, David, et al.
Pubblicazione: (2025)

Memory-Guided Unified Hardware Accelerator for Mixed-Precision Scientific Computing
di: Wang, Chuanzhen, et al.
Pubblicazione: (2026)

TTP: A Hardware-Efficient Design for Precise Prefetching in Ray Tracing
di: Tozlu, Yavuz Selim, et al.
Pubblicazione: (2026)

Energy-Aware Deep Learning on Resource-Constrained Hardware
di: Millar, Josh, et al.
Pubblicazione: (2025)

A Novel FPGA-based CNN Hardware Accelerator: Optimization for Convolutional Layers using Karatsuba Ofman Multiplier
di: Sarkar, Amit
Pubblicazione: (2024)

MiniFloat-NN and ExSdotp: An ISA Extension and a Modular Open Hardware Unit for Low-Precision Training on RISC-V cores
di: Bertaccini, Luca, et al.
Pubblicazione: (2022)

StruM: Structured Mixed Precision for Efficient Deep Learning Hardware Codesign
di: Wu, Michael, et al.
Pubblicazione: (2025)

Hardware-Aware DNN Compression for Homogeneous Edge Devices
di: Zhang, Kunlong, et al.
Pubblicazione: (2025)

Hardware vs. Software Implementation of Warp-Level Features in Vortex RISC-V GPU
di: Pu, Huanzhi, et al.
Pubblicazione: (2025)

M2XFP: A Metadata-Augmented Microscaling Data Format for Efficient Low-bit Quantization
di: Hu, Weiming, et al.
Pubblicazione: (2026)

M-ANT: Efficient Low-bit Group Quantization for LLMs via Mathematically Adaptive Numerical Type
di: Hu, Weiming, et al.
Pubblicazione: (2025)

HyDRA: Deadline and Reuse-Aware Cacheability for Hardware Accelerators
di: Agarwal, Ayushi, et al.
Pubblicazione: (2026)

Gaze into the Pattern: Characterizing Spatial Patterns with Internal Temporal Correlations for Hardware Prefetching
di: Chen, Zixiao, et al.
Pubblicazione: (2024)

Energy-Efficient Hardware Acceleration of Whisper ASR on a CGLA
di: Ando, Takuto, et al.
Pubblicazione: (2025)

eXmY: A Data Type and Technique for Arbitrary Bit Precision Quantization
di: Agrawal, Aditya, et al.
Pubblicazione: (2024)

Efficient Hardware Accelerator Based on Medium Granularity Dataflow for SpTRSV
di: Chen, Qian, et al.
Pubblicazione: (2024)

An Efficient Hardware Implementation of Elliptic Curve Point Multiplication over $GF(2^m)$ on FPGA
di: Kumari, Ruby, et al.
Pubblicazione: (2025)

A Time- and Energy-Efficient CNN with Dense Connections on Memristor-Based Chips
di: Zhou, Wenyong, et al.
Pubblicazione: (2025)

Design Environment of Quantization-Aware Edge AI Hardware for Few-Shot Learning
di: Kanda, R., et al.
Pubblicazione: (2026)

AutoPDR: Circuit-Aware Solver Configuration Prediction for Hardware Model Checking
di: Hu, Guangyu, et al.
Pubblicazione: (2026)

Efficient Precision-Scalable Hardware for Microscaling (MX) Processing in Robotics Learning
di: Cuyckens, Stef, et al.
Pubblicazione: (2025)

Low Power Vision Transformer Accelerator with Hardware-Aware Pruning and Optimized Dataflow
di: Hsiung, Ching-Lin, et al.
Pubblicazione: (2025)

Adaptive Cache Pollution Control for Large Language Model Inference Workloads Using Temporal CNN-Based Prediction and Priority-Aware Replacement
di: Liu, Songze, et al.
Pubblicazione: (2025)

Bit-Width-Aware Design Environment for Few-Shot Learning on Edge AI Hardware
di: Kanda, R., et al.
Pubblicazione: (2026)

Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12nm FinFET
di: Scheffler, Paul, et al.
Pubblicazione: (2025)