Imagen de Portada

TinyIceNet: Low-Power SAR Sea Ice Segmentation for On-Board FPGA Inference

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Koutayni, Mhd Rashed Al, Selim, Mohamed, Reis, Gerd, Pagani, Alain, Stricker, Didier
Formato:	Preprint
Publicado:	2026
Materias:	Computer Vision and Pattern Recognition Artificial Intelligence Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

The Tiny Median Filter: A Small Size, Flexible Arbitrary Percentile Finder Scheme Suitable for FPGA Implementation
por: Wu, Jinyuan
Publicado: (2024)

SpecMamba: Accelerating Mamba Inference on FPGA with Speculative Decoding
por: Zhong, Linfeng, et al.
Publicado: (2025)

TerEffic: Highly Efficient Ternary LLM Inference on FPGA
por: Yin, Chenyang, et al.
Publicado: (2025)

Bombyx: OpenCilk Compilation for FPGA Hardware Acceleration
por: Shahawy, Mohamed, et al.
Publicado: (2025)

Development of embedded target detection system based on FPGA and YOLOv3-Tiny
por: Jiang, Zihan, et al.
Publicado: (2026)

A Cost-Efficient FPGA Implementation of Tiny Transformer Model using Neural ODE
por: Okubo, Ikumi, et al.
Publicado: (2024)

XtraMAC: An Efficient MAC Architecture for Mixed-Precision LLM Inference on FPGA
por: Yu, Feng, et al.
Publicado: (2026)

Online Training and Inference System on Edge FPGA Using Delayed Feedback Reservoir
por: Ikeda, Sosei, et al.
Publicado: (2025)

SpeedLLM: An FPGA Co-design of Large Language Model Inference Accelerator
por: Wang, Peipei, et al.
Publicado: (2025)

Kratos: An FPGA Benchmark for Unrolled DNNs with Fine-Grained Sparsity and Mixed Precision
por: Dai, Xilai, et al.
Publicado: (2024)

Late Breaking Result: FPGA-Based Emulation and Fault Injection for CNN Inference Accelerators
por: Masar, Filip, et al.
Publicado: (2025)

VitaLLM: A Versatile and Tiny Accelerator for Mixed-Precision LLM Inference on Edge Devices
por: Lin, Zi-Wei, et al.
Publicado: (2026)

Distributed Inference with Minimal Off-Chip Traffic for Transformers on Low-Power MCUs
por: Bochem, Severin, et al.
Publicado: (2024)

Embedded FPGA Acceleration of Brain-Like Neural Networks: Online Learning to Scalable Inference
por: Hafiz, Muhammad Ihsan Al, et al.
Publicado: (2025)

Nemo: A Low-Write-Amplification Cache for Tiny Objects on Log-Structured Flash Devices
por: Yang, Xufeng, et al.
Publicado: (2026)

PolyLUT: Learning Piecewise Polynomials for Ultra-Low Latency FPGA LUT-based Inference
por: Andronic, Marta, et al.
Publicado: (2023)

Blink: Fast Automated Design of Run-Time Power Monitors on FPGA-Based Computing Platforms
por: Galimberti, Andrea, et al.
Publicado: (2024)

FPGA-Accelerated Correspondence-free Point Cloud Registration with PointNet Features
por: Sugiura, Keisuke, et al.
Publicado: (2024)

Online Learning Extreme Learning Machine with Low-Complexity Predictive Plasticity Rule and FPGA Implementation
por: Zang, Zhenya, et al.
Publicado: (2025)

Double Duty: FPGA Architecture to Enable Concurrent LUT and Adder Chain Usage
por: Pun, Junius, et al.
Publicado: (2025)

Range, Not Precision: Block-Floating-Point Half-Precision FFT and SAR Imaging on Apple Silicon
por: Bergach, Mohamed Amine
Publicado: (2026)

Evaluating Four FPGA-accelerated Space Use Cases based on Neural Network Algorithms for On-board Inference
por: Antunes, Pedro, et al.
Publicado: (2026)

ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
por: Ottaviano, Alessandro, et al.
Publicado: (2023)

Holistic Optimization Framework for FPGA Accelerators
por: Pouget, Stéphane, et al.
Publicado: (2025)

Late Breaking Results: CHESSY: Coupled Hybrid Emulation with SystemC-FPGA Synchronization
por: Ruotolo, Lorenzo, et al.
Publicado: (2026)

FastFlow in FPGA Stacks of Data Centers
por: Paul, Rourab, et al.
Publicado: (2024)

Demystifying FPGA Hard NoC Performance
por: Liu, Sihao, et al.
Publicado: (2025)

FPGA-based Hyrbid Memory Emulation System
por: Wen, Fei, et al.
Publicado: (2020)

STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design
por: Wang, Kainan, et al.
Publicado: (2025)

NeuroBlend: Towards Low-Power yet Accurate Neural Network-Based Inference Engine Blending Binary and Fixed-Point Convolutions
por: Fayyazi, Arash, et al.
Publicado: (2023)

FPPS: An FPGA-Based Point Cloud Processing System
por: Zhou, Xiaofeng, et al.
Publicado: (2026)

Efficient and Accurate Graph Classification with Hyperdimensional Computing on FPGA
por: Arockiaraj, Jebacyril, et al.
Publicado: (2025)

Design and Implementation of BNN-Based Object Detection on FPGA
por: Zhao, Xuyu, et al.
Publicado: (2026)

LUTstructions: Self-loading FPGA-based Reconfigurable Instructions
por: Papaphilippou, Philippos
Publicado: (2026)

Implementation and Analysis of Thermometer Encoding in DWN FPGA Accelerators
por: Mecik, Michael, et al.
Publicado: (2025)

An FPGA Compiler for On-the-Fly Adaptive CNN Deployment and Reconfiguration
por: Mazouz, Alaa, et al.
Publicado: (2025)

Neuromorphic Processor Employing FPGA Technology with Universal Interconnections
por: Harlikar, Pracheta, et al.
Publicado: (2025)

EMiX: Emulating Beyond Single-FPGA Limits
por: Kropotov, Alexander, et al.
Publicado: (2026)

Real-Time Object Detection and Classification using YOLO for Edge FPGAs
por: Amin, Rashed Al, et al.
Publicado: (2025)

Mapping Fusion: Improving FPGA Technology Mapping with ASIC Mapper
por: Yu, Cunxi
Publicado: (2025)