Imagen de Portada

Scalable Digital Compute-in-Memory Ising Machines for Robustness Verification of Binary Neural Networks

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Vadlamani, Madhav, Singh, Rahul, Kong, Yuyao, Zhang, Zheng, Yu, Shimeng
Formato:	Preprint
Publicado:	2026
Materias:	Emerging Technologies Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

SAIM: Scalable Analog Ising Machine for Solving Quadratic Binary Optimization Problems
por: Razmkhah, Sasan, et al.
Publicado: (2024)

Bayes2IMC: In-Memory Computing for Bayesian Binary Neural Networks
por: Katti, Prabodh, et al.
Publicado: (2024)

Scalable Connectivity for Ising Machines: Dense to Sparse
por: Sajeeb, M Mahmudul Hasan, et al.
Publicado: (2025)

FPIA: Field-Programmable Ising Arrays with In-Memory Computing
por: Hutchinson, George Higgins, et al.
Publicado: (2024)

HAVEN: High-Bandwidth Flash Augmented Vector Engine for Large-Scale Approximate Nearest-Neighbor Search Acceleration
por: Hsu, Po-Kai, et al.
Publicado: (2026)

An ASIC Emulated Oscillator Ising/Potts Machine Solving Combinatorial Optimization Problems
por: Gonul, Yilmaz Ege, et al.
Publicado: (2026)

Computing High-Degree Polynomial Gradients in Memory
por: Bhattacharya, T., et al.
Publicado: (2024)

Parallel Tempering-Inspired Distributed Binary Optimization with In-Memory Computing
por: Zhang, Xiangyi, et al.
Publicado: (2024)

All-in-Memory Stochastic Computing using ReRAM
por: de Lima, João Paulo C., et al.
Publicado: (2025)

MASIM: An Efficient Multi-Array Scheduler for In-Memory SIMD Computation
por: Qian, Xingyue, et al.
Publicado: (2024)

SKYLIGHT: A Scalable Hundred-Channel 3D Photonic In-Memory Tensor Core Architecture for Real-time AI Inference
por: Zhang, Meng, et al.
Publicado: (2026)

ReCross: Efficient Embedding Reduction Scheme for In-Memory Computing using ReRAM-Based Crossbar
por: Lai, Yu-Hong, et al.
Publicado: (2025)

Antiferromagnetic Tunnel Junctions (AFMTJs) for In-Memory Computing: Modeling and Case Study
por: Choudhary, Yousuf, et al.
Publicado: (2026)

Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
por: Chen, Guan-Cheng, et al.
Publicado: (2025)

XL-HD: Extended Learning in Hyperdimensional Computing via Deterministic Projections for In-Memory Accelerators
por: Moon, Sabrina Hassan, et al.
Publicado: (2026)

Fully Automated Verification Framework for Configurable IPs: From Requirements to Results
por: Zhang, Shuhang, et al.
Publicado: (2025)

Stoch-IMC: A Bit-Parallel Stochastic In-Memory Computing Architecture Based on STT-MRAM
por: Hajisadeghi, Amir M., et al.
Publicado: (2024)

A Novel 8T SRAM-Based In-Memory Computing Architecture for MAC-Derived Logical Functions
por: M, Amogh K, et al.
Publicado: (2025)

Bulk-Switching Memristor-based Compute-In-Memory Module for Deep Neural Network Training
por: Wu, Yuting, et al.
Publicado: (2023)

PICO-RAM: A PVT-Insensitive Analog Compute-In-Memory SRAM Macro with In-Situ Multi-Bit Charge Computing and 6T Thin-Cell-Compatible Layout
por: Chen, Zhiyu, et al.
Publicado: (2024)

TetrisG-SDK: Efficient Convolutional Layer Mapping with Adaptive Windows and Grouped Convolutions for Fast In-Memory Computing
por: Dong, Ke, et al.
Publicado: (2026)

Exploring Liquid Neural Networks on Loihi-2
por: Pawlak, Wiktoria Agata, et al.
Publicado: (2024)

A Precision-Optimized Fixed-Point Near-Memory Digital Processing Unit for Analog In-Memory Computing
por: Ferro, Elena, et al.
Publicado: (2024)

Architecture-Level Modeling of Photonic Deep Neural Network Accelerators
por: Andrulis, Tanner, et al.
Publicado: (2024)

Memristor-based hardware and algorithms for higher-order Hopfield optimization solver outperforming quadratic Ising machines
por: Hizzani, Mohammad, et al.
Publicado: (2023)

LAAG-RV: LLM Assisted Assertion Generation for RTL Design Verification
por: Maddala, Karthik, et al.
Publicado: (2024)

Single-Cell Universal Logic-in-Memory Using 2T-nC FeRAM: An Area and Energy-Efficient Approach for Bulk Bitwise Computation
por: Biswas, Rudra, et al.
Publicado: (2025)

A Reconfigurable Time-Domain In-Memory Computing Macro using FeFET-Based CAM with Multilevel Delay Calibration in 28 nm CMOS
por: Mattar, Jeries, et al.
Publicado: (2025)

Fault Tolerant Design of IGZO-based Binary Search ADCs
por: Duarte, Paula Carolina Lozano, et al.
Publicado: (2026)

ARMAN: A Reconfigurable Monolithic 3D Accelerator Architecture for Convolutional Neural Networks
por: Sedaghatgoo, Ali, et al.
Publicado: (2024)

Novel Efficient Scalable QCA XOR and Full Adder Designs
por: Safaiezadeh, Behrouz, et al.
Publicado: (2023)

Modeling and Simulation Frameworks for Processing-in-Memory Architectures
por: Aghaei, Mahdi, et al.
Publicado: (2025)

OPIMA: Optical Processing-In-Memory for Convolutional Neural Network Acceleration
por: Sunny, Febin, et al.
Publicado: (2024)

Architectural and System Implications of CXL-enabled Tiered Memory
por: Yang, Yujie, et al.
Publicado: (2025)

Apparate: Evading Memory Hierarchy with GodSpeed Wireless-on-Chip
por: GS, Nitesh Narayana, et al.
Publicado: (2024)

Count2Multiply: Reliable In-Memory High-Radix Counting
por: de Lima, João Paulo Cardoso, et al.
Publicado: (2024)

CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
por: Wang, Yanjing, et al.
Publicado: (2024)

Content Addressable Memory Design with Reference Resistor for Improved Search Resolution
por: Narla, Siri, et al.
Publicado: (2025)

HiSEP-Q: A Highly Scalable and Efficient Quantum Control Processor for Superconducting Qubits
por: Guo, Xiaorang, et al.
Publicado: (2023)

Scalable 28nm IC implementation of coupled oscillator network featuring tunable topology and complexity
por: Neyaz, S. Y., et al.
Publicado: (2025)