A Compact XOR Gate Implemented With a Single Straintronic Magnetic Tunnel Junction
Fuente:
arXiv
Salvato in:
| Autore principale: | |
|---|---|
| Natura: | Preprint |
| Pubblicazione: |
2026
|
| Soggetti: | |
| Accesso online: | |
| Tags: |
Aggiungi Tag
Nessun Tag, puoi essere il primo ad aggiungerne!!
|
| _version_ | 1866915841994391552 |
|---|---|
| author | Bandyopadhyay, Supriyo |
| author_facet | Bandyopadhyay, Supriyo |
| contents | The XOR Boolean logic gate is widely used in many applications such as encryption (XOR ciphers), binary addition (half- and full-adders), error detection (parity bits), etc. but is challenging to construct because of its demanding conditional dynamics. It typically requires multiple logic switches or other types of gates, which results in a large gate footprint and low logic density. Here, we present the design of an XOR gate with a single straintronic magnetic tunnel junction which reduces the footprint dramatically. Such a gate is non-volatile and hence suitable for non-von-Neumann architectures, processor-in-memory, etc. The switching time of the gate is ~200 ps and the energy dissipation per gate operation is ~225 aJ. Cascading of successive stages is accomplished via a CMOS device which plays no role in the gate dynamics but is needed for gain to provide logic level restoration, fan-out and isolation between input and output. This 1 MTJ-1 CMOS design has an energy dissipation that is an order of magnitude smaller than what has been reported for traditional all-transistor XOR designs. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2603_06818 |
| institution | arXiv |
| publishDate | 2026 |
| record_format | arxiv |
| spellingShingle | A Compact XOR Gate Implemented With a Single Straintronic Magnetic Tunnel Junction Bandyopadhyay, Supriyo Mesoscale and Nanoscale Physics The XOR Boolean logic gate is widely used in many applications such as encryption (XOR ciphers), binary addition (half- and full-adders), error detection (parity bits), etc. but is challenging to construct because of its demanding conditional dynamics. It typically requires multiple logic switches or other types of gates, which results in a large gate footprint and low logic density. Here, we present the design of an XOR gate with a single straintronic magnetic tunnel junction which reduces the footprint dramatically. Such a gate is non-volatile and hence suitable for non-von-Neumann architectures, processor-in-memory, etc. The switching time of the gate is ~200 ps and the energy dissipation per gate operation is ~225 aJ. Cascading of successive stages is accomplished via a CMOS device which plays no role in the gate dynamics but is needed for gain to provide logic level restoration, fan-out and isolation between input and output. This 1 MTJ-1 CMOS design has an energy dissipation that is an order of magnitude smaller than what has been reported for traditional all-transistor XOR designs. |
| title | A Compact XOR Gate Implemented With a Single Straintronic Magnetic Tunnel Junction |
| topic | Mesoscale and Nanoscale Physics |
| url | https://arxiv.org/abs/2603.06818 |