ConnChecker: Automated Root-Cause Analysis for Formal Connectivity Check via Graph
Fuente:
arXiv
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Preprint |
| Veröffentlicht: |
2026
|
| Schlagworte: | |
| Online-Zugang: | |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| _version_ | 1866917324289736704 |
|---|---|
| author | Tiep, Do Ngoc Anh, Nguyen Linh Minh, Luu Danh |
| author_facet | Tiep, Do Ngoc Anh, Nguyen Linh Minh, Luu Danh |
| contents | Formal connectivity checking offers scalable verification of signal paths in complex SoC designs, but debugging counterexamples remains a manual and time-consuming process. ConnChecker introduces a new graph-based perspective for automating root-cause analysis by integrating formal tool outputs such as structural/functional dependency graphs and counterexamples report. It begins with automatic failure categorization, routing each counterexample to one of three targeted analysis flows. These flows localize failure points and suggest corrective actions or hints for manual inspection. Evaluated on two industrial SoCs, ConnChecker achieved up to 80\% reduction in debugging time, especially for complex cases, demonstrating its scalability and effectiveness across diverse connectivity scenarios. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2603_07943 |
| institution | arXiv |
| publishDate | 2026 |
| record_format | arxiv |
| spellingShingle | ConnChecker: Automated Root-Cause Analysis for Formal Connectivity Check via Graph Tiep, Do Ngoc Anh, Nguyen Linh Minh, Luu Danh Hardware Architecture Formal connectivity checking offers scalable verification of signal paths in complex SoC designs, but debugging counterexamples remains a manual and time-consuming process. ConnChecker introduces a new graph-based perspective for automating root-cause analysis by integrating formal tool outputs such as structural/functional dependency graphs and counterexamples report. It begins with automatic failure categorization, routing each counterexample to one of three targeted analysis flows. These flows localize failure points and suggest corrective actions or hints for manual inspection. Evaluated on two industrial SoCs, ConnChecker achieved up to 80\% reduction in debugging time, especially for complex cases, demonstrating its scalability and effectiveness across diverse connectivity scenarios. |
| title | ConnChecker: Automated Root-Cause Analysis for Formal Connectivity Check via Graph |
| topic | Hardware Architecture |
| url | https://arxiv.org/abs/2603.07943 |