Imagen de Portada

A Hybrid Residue Floating Numerical Architecture with Formal Error Bounds for High Throughput FPGA Computation

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autor principal:	Darvishi, Mostafa
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

A Hybrid Residue Floating Numerical Architecture for High Precision Arithmetic on FPGAs
por: Darvishi, Mostafa
Publicado: (2025)

Practical Timing Closure in FPGA and ASIC Designs: Methods, Challenges, and Case Studies
por: Darvishi, Mostafa
Publicado: (2025)

Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
por: Darvishi, Mostafa
Publicado: (2025)

A Hybrid-Domain Floating-Point Compute-in-Memory Architecture for Efficient Acceleration of High-Precision Deep Neural Networks
por: Yi, Zhiqiang, et al.
Publicado: (2025)

A High-Throughput FPGA Accelerator for Lightweight CNNs With Balanced Dataflow
por: Zhao, Zhiyuan, et al.
Publicado: (2024)

Timing Fragility Aware Selective Hardening of RISCV Soft Processors on SRAM Based FPGAs
por: Darvishi, Mostafa
Publicado: (2026)

Formal that "Floats" High: Formal Verification of Floating Point Arithmetic
por: Mohanty, Hansa, et al.
Publicado: (2025)

E2AFS: Energy-Efficient Approximate Floating Point Square Rooter for Error Tolerant Computing
por: Goyal, Prateek, et al.
Publicado: (2026)

A Scalable FPGA Architecture for Quantum Computing Simulation
por: Belfore II, Lee A.
Publicado: (2024)

PIM-LLM: A High-Throughput Hybrid PIM Architecture for 1-bit LLMs
por: Malekar, Jinendra, et al.
Publicado: (2025)

CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture
por: Tedeschi, Riccardo, et al.
Publicado: (2025)

An Efficient Architecture and High-Throughput Implementation of CCSDS-123.0-B-2 Hybrid Entropy Coder Targeting Space-Grade SRAM FPGA Technology
por: Chatziantoniou, Panagiotis, et al.
Publicado: (2022)

UbiMoE: A Ubiquitous Mixture-of-Experts Vision Transformer Accelerator With Hybrid Computation Pattern on FPGA
por: Dong, Jiale, et al.
Publicado: (2025)

TransDot: An Area-efficient Reconfigurable Floating-Point Unit for Trans-Precision Dot-Product Accumulation for FPGA AI Engines
por: Wang, Jiayi, et al.
Publicado: (2026)

A Scalable FPGA Architecture With Adaptive Memory Utilization for GEMM-Based Operations
por: Petropoulos, Anastasios, et al.
Publicado: (2025)

FireFly-T: High-Throughput Sparsity Exploitation for Spiking Transformer Acceleration with Dual-Engine Overlay Architecture
por: Li, Tenglong, et al.
Publicado: (2025)

Efficient and Accurate Graph Classification with Hyperdimensional Computing on FPGA
por: Arockiaraj, Jebacyril, et al.
Publicado: (2025)

VolTune: A Fine-Grained Runtime Voltage Control Architecture for FPGA Systems
por: Ahmed, Akram Ben, et al.
Publicado: (2026)

FPGA-Based Multiplier with a New Approximate Full Adder for Error-Resilient Applications
por: Ranjbar, Ali, et al.
Publicado: (2025)

XtraMAC: An Efficient MAC Architecture for Mixed-Precision LLM Inference on FPGA
por: Yu, Feng, et al.
Publicado: (2026)

Double Duty: FPGA Architecture to Enable Concurrent LUT and Adder Chain Usage
por: Pun, Junius, et al.
Publicado: (2025)

GreenFPGA: Evaluating FPGAs as Environmentally Sustainable Computing Solutions
por: Sudarshan, Chetan Choppali, et al.
Publicado: (2023)

A Composable Dynamic Sparse Dataflow Architecture for Efficient Event-based Vision Processing on FPGA
por: Gao, Yizhao, et al.
Publicado: (2024)

H-FA: A Hybrid Floating-Point and Logarithmic Approach to Hardware Accelerated FlashAttention
por: Alexandridis, Kosmas, et al.
Publicado: (2025)

SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration
por: Zhuang, Jinming, et al.
Publicado: (2024)

LaZagna: An Open-Source Framework for Flexible 3D FPGA Architectural Exploration
por: Youssef, Ismael, et al.
Publicado: (2025)

Hermes: A Unified High-Performance NTT Architecture with Hybrid Dataflow
por: Gu, Hang, et al.
Publicado: (2026)

MXFormer: A Microscaling Floating-Point Charge-Trap Transistor Compute-in-Memory Transformer Accelerator
por: Karfakis, George, et al.
Publicado: (2026)

CNN-Based Equalization for Communications: Achieving Gigabit Throughput with a Flexible FPGA Hardware Architecture
por: Ney, Jonas, et al.
Publicado: (2024)

Towards High-Performance Network Coding: FPGA Acceleration With Bounded-value Generators
por: Qing, Jiaxin, et al.
Publicado: (2025)

TimeFloats: Train-in-Memory with Time-Domain Floating-Point Scalar Products
por: Hashem, Maeesha Binte, et al.
Publicado: (2024)

TerEffic: Highly Efficient Ternary LLM Inference on FPGA
por: Yin, Chenyang, et al.
Publicado: (2025)

Late Breaking Results: CHESSY: Coupled Hybrid Emulation with SystemC-FPGA Synchronization
por: Ruotolo, Lorenzo, et al.
Publicado: (2026)

The AetherFloat Family: Block-Scale-Free Quad-Radix Floating-Point Architectures for AI Accelerators
por: Morisaki, Keita
Publicado: (2026)

High-Resolution, Multi-Channel FPGA-Based Time-to-Digital Converter
por: Jakli, Balazs, et al.
Publicado: (2024)

SkipOPU: An FPGA-based Overlay Processor for Large Language Models with Dynamically Allocated Computation
por: He, Zicheng, et al.
Publicado: (2026)

Blink: Fast Automated Design of Run-Time Power Monitors on FPGA-Based Computing Platforms
por: Galimberti, Andrea, et al.
Publicado: (2024)

An Architectural Error Metric for CNN-Oriented Approximate Multipliers
por: Liu, Ao, et al.
Publicado: (2024)

SafeCiM: Investigating Resilience of Hybrid Floating-Point Compute-in-Memory Deep Learning Accelerators
por: Bhattacharya, Swastik, et al.
Publicado: (2025)

Exploring and Exploiting Runtime Reconfigurable Floating Point Precision in Scientific Computing: a Case Study for Solving PDEs
por: Hao, Cong "Callie"
Publicado: (2024)